



07.-20-00

SIDLEY & AUSTIN
A PARTNERSHIP INCLUDING PROFESSIONAL CORPORATIONS

CHICAGO
LOS ANGELES
NEW YORK
WASHINGTON, D.C.

717 NORTH HARWOOD
DALLAS, TEXAS 75201
TELEPHONE 214 981 3300
FACSIMILE 214 981 3400

FOUNDED 1866

HONG KONG
LONDON
SHANGHAI
SINGAPORE
TOKYO



WRITER'S DIRECT NUMBER
(214) 981-3328

WRITER'S E-MAIL ADDRESS
pplap@sidley.com

July 19, 2000

BOX PATENT APPLICATION
Assistant Director For Patents
Washington, D.C. 20231

EXPRESS MAIL MAILING LABEL NO. EL196372515US
DATE OF DEPOSIT JULY 19, 2000 - I hereby certify that this paper
or fee is being deposited with the United States Postal Service
"Express Mail Post Office to Addressee" service under 37 C.F.R. §
1.10 on the date indicated above and is addressed to BOX PATENT
APPLICATION, Assistant Director for Patents, Washington, DC
20231

Derrick T. Gordon
Name of Person Mailing Paper or Fee
Derrick T. Gordon
Signature
July 19, 2000
Date of Signature

Re: New U.S. Patent Application
IMAGE-SENSING APPARATUS
By: Yoshio HAGIHARA and Kenji TAKADA
Attorney Docket: 15162/02280

Dear Sir:

Enclosed for filing are the following papers relating to
IMAGE-SENSING APPARATUS, Yoshio HAGIHARA and Kenji TAKADA,
inventors:

- (1) Specification;
- (2) Unexecuted Declaration and Power of Attorney;
- (3) Formal Drawings (64 sheets);
- (4) Transmittal of PrintEFS Patent Application
Bibliographic Data;
- (5) Certified Copies of Priority Documents;

Assistant Director For Patents

July 19, 2000

Page 2


- (6) Information Disclosure Statement, with PTO-1449 Form and copies of cited references; and
- (7) Check in the amount of \$2,454.00 to cover the filing fee of the application.

In the event the attached check in the amount of \$2,454.00 is not received with this correspondence, is not sufficient, or in the event additional fees are due, please charge the required fees during the pendency of this application (other than issue fee) to Sidley & Austin's Deposit Account No. 18-1260. Please credit any overpayment to Sidley & Austin's Deposit Account No. 18-1260.

All correspondence is to be directed to the Applicants' attorney at the Dallas address listed above.

Respectfully submitted,

By:



James W. Williams
Registration No. 20,047
Attorney for Applicants

JWW:pm

Enclosures

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re

U.S. application of: Yoshio HAGIHARA and Kenji TAKADA

For: IMAGE-SENSING APPARATUS

U.S. Serial No.: To Be Assigned

Filed: Concurrently

Group Art Unit: To Be Assigned

Examiner: To Be Assigned

BOX PATENT APPLICATION

Assistant Director

for Patents

Washington, D.C. 20231

EXPRESS MAIL MAILING LABEL NO. EL195372515US
DATE OF DEPOSIT: JULY 19, 2000 -- I hereby certify that this paper
or fee is being deposited with the United States Postal Service
"Express Mail Post Office to Addressee" service under 37 C.F.R. §
1.10 on the dated indicated above and is addressed to BOX PATENT
APPLICATION, Assistant Director for Patents, Washington, DC
20231

Derrick T. Gordon

Name of Person Mailing Paper or Fee

Derrick T. Gordon

Signature

July 19, 2000

Date of Signature

Dear Sir:

TRANSMITTAL OF PrintEFS PATENT APPLICATION

BIBLIOGRAPHIC DATA

Submitted herewith is bibliographic data (2 pages) for
the above-identified application, in the PrintEFS Version
1.0.1 program format.

Respectfully submitted,



James W. Williams
Registration No. 20,047
Attorney for Applicants

JWW:pm

SIDLEY & AUSTIN
717 North Harwood
Suite 3400
Dallas, Texas 75201-6507
(214) 981-3328 (direct)
(214) 981-3300 (main)

July 19, 2000

08619435-071900

INVENTOR INFORMATION

Inventor One Given Name:: Yoshio
Family Name:: HAGIHARA
Postal Address Line One:: Minolta Co., Ltd., Osaka Kokusai Bldg.,
Postal Address Line Two:: 3-13, 2-Chome, Azuchi-Machi, Chuo-Ku
City:: Osaka-Shi
State or Province:: Osaka
Country:: JAPAN
Postal or Zip Code:: 541-8556
City of Residence:: Amagasaki-Shi
State or Province of Residence:: Hyogo-Ken
Country of Residence:: JAPAN
Citizenship Country:: JAPAN
Inventor Two Given Name:: Kenji
Family Name:: TAKADA
Postal Address Line One:: Minolta Co., Ltd., Osaka Kokusai Bldg.,
Postal Address Line Two:: 3-13, 2-Chome, Azuchi-Machi, Chuo-Ku
City:: Osaka-Shi
State or Province:: Osaka
Country:: JAPAN
Postal or Zip Code:: 541-8556
City of Residence:: Itami-Shi
State or Province of Residence:: Hyogo-ken
Country of Residence:: JAPAN

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 24367
Telephone One:: 214-981-3328
Fax One:: 214-981-3400
Electronic Mail One:: pplap@sidley.com
Telephone Two:: 214-981-3300
Electronic Mail Two:: jwilli09@sidley.com

APPLICATION INFORMATION

Title Line One:: IMAGE-SENSING APPARATUS
Total Drawing Sheets:: 64
Formal Drawings?: Yes
Application Type:: Utility
Docket Number:: 15162/02280
Secrecy Order in Parent Appl.?: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 24367

PRIOR FOREIGN APPLICATIONS

00619435-071900

Foreign Application One:: 11-208296
Filing Date:: 07-22-1999
Country:: JAPAN
Priority Claimed:: Yes
Foreign Application Two:: 11-272584
Filing Date:: 09-27-1999
Country:: JAPAN
Priority Claimed:: Yes
Foreign Application Three:: 11-279386
Filing Date:: 09-30-1999
Country:: JAPAN
Priority Claimed:: Yes

Source:: PrintEFS Version 1.0.1

2004-07-23 14:04:00

IMAGE-SENSING APPARATUS

This application is based on applications Nos. H11-208296, H11-272584, and H11-279386 filed in Japan on July 22, 1999, September 27, 1999, and September 30, 1999, respectively, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to an image-sensing apparatus, and particularly to an image-sensing apparatus incorporating a solid-state image-sensing device having a plurality of pixels arranged therein.

Description of the Prior Art

Solid-state image-sensing devices designed for use in image-sensing apparatuses are not only small-sized, light-weight, and power-saving, but also free from image distortion, free from image burn-in, and resistant to unfavorable environmental conditions such as vibration and electric fields. Moreover, such image-sensing devices can be manufactured by a process common or analogous to one used to manufacture LSIs (large-scale integrated circuits), and therefore they are reliable and fit for mass production. For these reasons, solid-state image-sensing devices having pixels arranged in a line are widely used in facsimile machines, flat-bed scanners, and the like, and solid-state image-sensing devices having pixels arranged in a matrix are widely used in video cameras, digital cameras, and the like. Solid-state image-sensing devices are roughly grouped into

two types according to the means they use to read out (extract) the photoelectric charges generated in their photoelectric conversion devices, namely a CCD type and a MOS type. A CCD-type image-sensing device accumulates photoelectric charges in potential wells while transferring them, and has the disadvantage of a comparatively narrow dynamic range. On the other hand, a MOS-type image-sensing device reads out electric charges accumulated in the pn-junction capacitances of photodiodes through MOS transistors.

Now, how each pixel is configured in a conventional MOS-type solid-state image-sensing device will be described with reference to Fig. 96. As shown in this figure, a photodiode PD has its cathode connected to the gate of a MOS transistor T101 and to the source of a MOS transistor T102. The MOS transistor T101 has its source connected to the drain of a MOS transistor T103, and this MOS transistor T103 has its source connected to an output signal line VOUT. A direct-current voltage VPD is applied to the drain of the MOS transistor T101 and to the drain of the MOS transistor T102, and a direct-current voltage VPS is applied to the anode of the photodiode.

When light enters the photodiode PD, a photoelectric charge is generated therein, and this electric charge is accumulated at the gate of the MOS transistor T101. Here, when a pulse signal ϕV is fed to the gate of the MOS transistor T103 to turn this MOS transistor T103 on, a current proportional to the electric charge accumulated at the gate of the MOS transistor T101 flows through the MOS transistors T101 and T103 to the signal output line. In this way, it is possible to read an output current that is proportional to the amount of incident light. After this signal has been read, the MOS transistor T103 is turned off and thereby the

MOS transistor T102 is turned on so that the gate voltage of the MOS transistor T101 will be initialized.

As described above, in a conventional MOS-type solid-state image-sensing device, at each pixel, the photoelectric charge generated in the photodiode PD and then accumulated at the gate of the MOS transistor T101 is directly read out. This, however, leads to a narrow dynamic range and thus demands accurate control of the amount of exposure. Moreover, even if the amount of exposure is controlled accurately, the obtained image tends to suffer from flat blackness in dim portions thereof and saturation in bright portions thereof.

On the other hand, the assignee of the present invention has once proposed a solid-state image-sensing device including a light-sensing means that generates a photoelectric current in accordance with the amount of incident light, a MOS transistor to which the generated photoelectric current is fed, and a bias-supplying means that supplies a bias to the MOS transistor to bring it into a state in which a subthreshold current flows therethrough so that the photoelectric current is subjected to logarithmic conversion (refer to United States Patent No. 5,241,575). This solid-state image-sensing device offers a wide dynamic range, but tends to suffer from different threshold-value characteristics among the MOS transistors provided in the individual pixels and thus varying sensitivity from one pixel to another. To overcome this, the outputs from the individual pixels in actual shooting of a subject need to be corrected by using compensation data that is stored beforehand by reading the outputs from the pixels with the pixels illuminated with uniformly bright light (uniform light).

However, it is troublesome for a user to illuminate the pixels with an

external light source, and moreover it is difficult to illuminate them sufficiently uniformly. On the other hand, providing an image-sensing apparatus with a mechanism for illuminating uniform light complicates the structure of the image-sensing apparatus. To overcome these inconveniences, the inventors of the present invention have been studying various circuit configurations that permit variations in sensitivity among pixels to be canceled without requiring irradiation of uniform light.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a solid-state image-sensing device that, without requiring irradiation of uniform light beforehand, permits accurate acquisition of compensation data to be used to correct the outputs from individual pixels during shooting of a subject.

Another object of the present invention is to provide a solid-state image-sensing device in which variations in sensitivity among pixels are minimized by making the initial states of the individual pixels substantially identical.

Still another object of the present invention is to provide a solid-state image-sensing device in which variations in sensitivity among pixels are minimized by keeping the potentials at the surfaces of gate portions of the individual pixels substantially identical.

To achieve the above objects, according to one aspect of the present invention, an image-sensing apparatus is provided with a photoelectric conversion portion having a photosensitive element that produces an electric signal in accordance with the amount of incident light and a transistor having a first

electrode and a control electrode connected to the photosensitive element and a second electrode. This photoelectric conversion portion outputs the electric signal output from the photosensitive element and converted natural-logarithmically by making the transistor operate in a subthreshold region. Moreover, the image-sensing apparatus is further provided with a lead-out path by way of which the electric signal output from the photoelectric conversion portion is fed to an output signal line, a constant-current source, and a controller that resets the transistor by feeding a current from the constant-current source to the transistor in such a way as to make the voltage at the control electrode of the transistor equal to a predetermined voltage corresponding to the transistor.

BRIEF DESCRIPTION OF THE DRAWINGS

This and other objects and features of the present invention will become clear from the following description, taken in conjunction with the preferred embodiments with reference to the accompanying drawings in which:

Fig. 1 is a block diagram showing the internal configuration of an image-sensing apparatus according to the invention;

Fig. 2 is a block circuit diagram illustrating the overall configuration of a two-dimensional solid-state image-sensing device embodying the invention;

Fig. 3 is a circuit diagram showing the configuration of each pixel in a first embodiment of the invention;

Fig. 4 is a timing chart of the signals fed to each pixel in the first embodiment;

Figs. 5A to 5C are diagrams showing the structure of and the potential

relationship observed in the pixel shown in Fig. 3;

Fig. 6 is a circuit diagram showing the configuration of each pixel in a second embodiment of the invention;

Fig. 7 is a circuit diagram showing the configuration of each pixel in a third
5 embodiment of the invention;

Fig. 8 is a timing chart of the signals fed to each pixel in the third embodiment;

Figs. 9A to 9E are diagrams showing the structure of and the potential relationship observed in the pixel shown in Fig. 7;

Fig. 10 is a circuit diagram showing the configuration of each pixel in a
10 fourth embodiment of the invention;

Fig. 11 is a timing chart of the signals fed to each pixel in the fourth embodiment;

Figs. 12A to 12E are diagrams showing the structure of and the potential
15 relationship observed in the pixel shown in Fig. 10;

Fig. 13 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention;

Figs. 14A and 14B are circuit diagrams of a portion of the circuit shown in
20 Fig. 13;

Fig. 15 is a circuit diagram showing the configuration of each pixel in a fifth embodiment of the invention;

Fig. 16 is a timing chart of the signals fed to each pixel in the fifth embodiment;

Fig. 17 is a circuit diagram showing the configuration of each pixel in a sixth embodiment of the invention;

Fig. 18 is a circuit diagram showing the configuration of each pixel in a seventh embodiment of the invention;

5 Fig. 19 is a timing chart of the signals fed to each pixel in the seventh embodiment;

Fig. 20 is a circuit diagram showing the configuration of each pixel in an eighth embodiment of the invention;

Fig. 21 is a circuit diagram showing the configuration of each pixel in a
10 ninth embodiment of the invention;

Fig. 22 is a timing chart of the signals fed to each pixel in the ninth embodiment;

Fig. 23 is a circuit diagram showing the configuration of each pixel in a tenth embodiment of the invention;

15 Fig. 24 is a timing chart of the signals fed to each pixel in the tenth embodiment;

Fig. 25 is a circuit diagram showing an example of the configuration of each pixel in the seventh embodiment;

Fig. 26 is a circuit diagram showing an example of the configuration of each
20 pixel in the eighth embodiment;

Fig. 27 is a circuit diagram showing an example of the configuration of each pixel in the ninth embodiment;

Fig. 28 is a circuit diagram showing an example of the configuration of each pixel in the tenth embodiment;

Fig. 29 is a circuit diagram showing another example of the configuration of each pixel in the seventh embodiment;

Fig. 30 is a circuit diagram showing another example of the configuration of each pixel in the eighth embodiment;

5 Fig. 31 is a circuit diagram showing another example of the configuration of each pixel in the ninth embodiment;

Fig. 32 is a circuit diagram showing another example of the configuration of each pixel in the tenth embodiment;

Fig. 33 is a circuit diagram showing the configuration of each pixel in an
10 eleventh embodiment of the invention;

Fig. 34 is a timing chart of the signals fed to each pixel in the eleventh embodiment;

Fig. 35 is a timing chart of the signals fed to each pixel in the eleventh embodiment;

15 Fig. 36 is a circuit diagram showing the configuration of each pixel in a twelfth embodiment of the invention;

Fig. 37 is a timing chart of the signals fed to each pixel in the twelfth embodiment;

Fig. 38 is a timing chart of the signals fed to each pixel in the twelfth
20 embodiment;

Fig. 39 is a circuit diagram showing the configuration of each pixel in a thirteenth embodiment of the invention;

Fig. 40 is a timing chart of the signals fed to each pixel in the thirteenth embodiment;

Fig. 41 is a timing chart of the signals fed to each pixel in the thirteenth embodiment;

Fig. 42 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention;

Fig. 43 is a circuit diagram showing the configuration of each pixel in a fourteenth embodiment of the invention;

Fig. 44 is a timing chart of the signals fed to each pixel in the fourteenth embodiment;

Fig. 45 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention;

Fig. 46 is a circuit diagram showing the configuration of each pixel in a fifteenth embodiment of the invention;

Fig. 47 is a timing chart of the signals fed to each pixel in the fifteenth embodiment;

Fig. 48 is a circuit diagram showing the configuration of each pixel in a sixteenth embodiment of the invention;

Fig. 49 is a circuit diagram showing the configuration of each pixel in a seventeenth embodiment of the invention;

Fig. 50 is a timing chart of the signals fed to each pixel in the seventeenth embodiment;

Fig. 51 is a circuit diagram showing the configuration of each pixel in an eighteenth embodiment of the invention;

Fig. 52 is a timing chart of the signals fed to each pixel in the eighteenth embodiment;

Fig. 53 is a circuit diagram showing an example of the configuration of each pixel in the eighteenth embodiment;

5 Fig. 54 is a circuit diagram showing another example of the configuration of each pixel in the eighteenth embodiment;

Fig. 55 is a circuit diagram showing another example of the configuration of each pixel in the eighteenth embodiment;

Fig. 56 is a block circuit diagram illustrating the overall configuration of
10 another two-dimensional solid-state image-sensing device embodying the invention;

Fig. 57 is a circuit diagram showing the configuration of each pixel in a nineteenth embodiment of the invention;

Fig. 58 is a timing chart of the signals fed to each pixel in the nineteenth
15 embodiment;

Fig. 59 is a block circuit diagram illustrating the overall configuration of a two-dimensional solid-state image-sensing device embodying the invention, in a case where the active elements within a pixel are composed of P-channel MOS transistors;

20 Fig. 60 is a circuit diagram showing the configuration of each pixel in a twentieth embodiment of the invention;

Fig. 61 is a circuit diagram showing the configuration of each pixel in a twenty-first embodiment of the invention;

Fig. 62 is a circuit diagram showing the configuration of each pixel in a

twenty-second embodiment of the invention;

Fig. 63 is a circuit diagram showing the configuration of each pixel in a twenty-third embodiment of the invention;

Fig. 64 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention, in a case where the active elements within a pixel are composed of P-channel MOS transistors;

Figs. 65A and 65B are circuit diagrams of a portion of the circuit shown in Fig. 64;

Fig. 66 is a circuit diagram showing the configuration of each pixel in a twenty-fourth embodiment of the invention;

Fig. 67 is a circuit diagram showing the configuration of each pixel in a twenty-fifth embodiment of the invention;

Fig. 68 is a circuit diagram showing the configuration of each pixel in a twenty-sixth embodiment of the invention;

Fig. 69 is a circuit diagram showing the configuration of each pixel in a twenty-seventh embodiment of the invention;

Fig. 70 is a circuit diagram showing the configuration of each pixel in a twenty-eighth embodiment of the invention;

Fig. 71 is a circuit diagram showing the configuration of each pixel in a twenty-ninth embodiment of the invention;

Fig. 72 is a circuit diagram showing an example of the configuration of each pixel in the twenty-sixth embodiment;

Fig. 73 is a circuit diagram showing an example of the configuration of each

pixel in the twenty-seventh embodiment;

Fig. 74 is a circuit diagram showing an example of the configuration of each pixel in the twenty-eighth embodiment;

Fig. 75 is a circuit diagram showing an example of the configuration of each
5 pixel in the twenty-ninth embodiment;

Fig. 76 is a circuit diagram showing another example of the configuration of each pixel in the twenty-sixth embodiment;

Fig. 77 is a circuit diagram showing another example of the configuration of each pixel in the twenty-seventh embodiment;

10 Fig. 78 is a circuit diagram showing another example of the configuration of each pixel in the twenty-eighth embodiment;

Fig. 79 is a circuit diagram showing another example of the configuration of each pixel in the twenty-ninth embodiment;

Fig. 80 is a circuit diagram showing the configuration of each pixel in a
15 thirtieth embodiment of the invention;

Fig. 81 is a circuit diagram showing the configuration of each pixel in a thirty-first embodiment of the invention;

Fig. 82 is a circuit diagram showing the configuration of each pixel in a thirty-second embodiment of the invention;

20 Fig. 83 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention, in a case where the active elements within a pixel are composed of P-channel MOS transistors;

Fig. 84 is a circuit diagram showing the configuration of each pixel in a

thirty-third embodiment of the invention;

Fig. 85 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention, in a case where the active elements within a pixel are composed of P-channel MOS
5 transistors;

Fig. 86 is a circuit diagram showing the configuration of each pixel in a thirty-fourth embodiment of the invention;

Fig. 87 is a circuit diagram showing the configuration of each pixel in a thirty-fifth embodiment of the invention;

10 Fig. 88 is a circuit diagram showing the configuration of each pixel in a thirty-sixth embodiment of the invention;

Fig. 89 is a circuit diagram showing the configuration of each pixel in a thirty-seventh embodiment of the invention;

15 Fig. 90 is a circuit diagram showing an example of the configuration of each pixel in the thirty-seventh embodiment;

Fig. 91 is a circuit diagram showing another example of the configuration of each pixel in the thirty-seventh embodiment;

Fig. 92 is a circuit diagram showing another example of the configuration of each pixel in the thirty-seventh embodiment;

20 Fig. 93 is a block circuit diagram illustrating the overall configuration of another two-dimensional solid-state image-sensing device embodying the invention, in a case where the active elements within a pixel are composed of P-channel MOS transistors;

Fig. 94 is a circuit diagram showing the configuration of each pixel in a

thirty-eighth embodiment of the invention;

Fig. 95 is a block diagram showing the internal configuration of an image input apparatus provided with a solid-state image-sensing device having pixels configured according to one of the embodiments of the invention; and

Fig. 96 is a circuit diagram showing the configuration of each pixel of a conventional solid-state image-sensing device.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Image-Sensing Apparatus

First, an image-sensing apparatus according to the present invention will be described with reference to the drawings. Fig. 1 is a block diagram showing the internal configuration of an image-sensing apparatus according to the invention. The image-sensing apparatus 52 shown in Fig. 1 includes the following components. A solid-state image-sensing device 1 receives the light from a subject through an objective lens 51. A controller 100 controls the operation of the solid-state image-sensing device 1. A processor 101 checks whether the output of the solid-state image-sensing device 1 is compensation data or image data, and outputs it.

In this image-sensing apparatus 52 configured as described above, the controller 100, by switching the voltage of a signal ϕS or $\phi SW1$ fed to the individual pixels provided in the solid-state image-sensing device 1, switches the operation of the individual pixels between image sensing operation and resetting operation. Moreover, the controller 100, by feeding a pulse signal ϕV to the individual pixels, makes them feed the electric signals obtained as image data or compensation data

as a result of photoelectric conversion to the processor 101.

In this way, the solid-state image-sensing device 1 is controlled by the controller 100 by being fed with various signals as mentioned above. The output of the solid-state image-sensing device 1 is fed to the processor 101, and the processor 101 checks, on the basis of the timing with which the output is yielded, whether the output is image data or compensation data, and then outputs it to the succeeding stage. At this time, to permit the controller 100 to recognize whether the signal currently being fed to the succeeding stage is image data or compensation data, the processor 101 feeds the controller 100 with information on the signal that it is currently outputting.

The above-described configuration and operation of the image-sensing apparatus are common to all of the descriptions to follow. Now, the solid-state image-sensing device provided in this image-sensing apparatus will be described.

15 First Example of the Pixel Configuration

Hereinafter, solid-state image-sensing devices embodying the present invention will be described with reference to the drawings. Fig. 2 schematically shows the configuration of part of a two-dimensional MOS-type solid-state image-sensing device embodying the invention. In this figure, reference symbols G11 to Gmn represent pixels that are arranged in a two-dimensional array (in a matrix). Reference numeral 2 represents a vertical scanning circuit, which scans lines (rows) 4-1, 4-2, . . . , 4-n sequentially. Reference numeral 3 represents a horizontal scanning circuit, which reads out, sequentially pixel by pixel in a horizontal direction, the signals fed from the individual pixels to output signal lines 6-1, 6-

2, . . . , 6-m as a result of photoelectric conversion performed in those pixels. Reference numeral 5 represents a power line. The individual pixels are connected not only to the lines 4-1, 4-2, . . . , 4-n, to the output signal lines 6-1, 6-2, . . . , 6-m, and to the power line 5 mentioned above, but also to other lines (for example clock
5 lines and bias supply lines). These other lines, however, are omitted in Fig. 2.

As shown in Fig. 2, for each of the output signal lines 6-1, 6-2, . . . , 6-m, one N-channel MOS transistor Q2 is provided. Here, a description will be given only with respect to the output signal line 6-1 as their representative. The MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source
10 connected to a signal line 9 serving as a final destination line, and has its gate connected to the horizontal scanning circuit 3. As will be described later, within each pixel, another N-channel MOS transistor (a fourth MOS transistor) T4 functioning as a switch is provided. Whereas this MOS transistor T4 serves to select a row, the MOS transistor Q2 serves to select a column.

15

First Embodiment

Now, a first embodiment (Fig. 3) of the invention, which is applicable to each pixel of the first example of the pixel configuration shown in Fig. 2, will be described with reference to the drawings.

20 In Fig. 3, a pn photodiode PD serves as a photosensitive element (photoelectric conversion element). The anode of this photodiode PD is connected to the drain of a first MOS transistor T1. The source of this MOS transistor T1 is connected to the drain of a second MOS transistor T2, to the gate of a third MOS transistor T3, and to the drain of the fifth MOS transistor T5. The source of the

MOS transistor T3 is connected to the drain of a fourth MOS transistor T4 for selecting a row. The source of this MOS transistor T4 is connected to the output signal line 6 (this output signal line 6 corresponds to the output signal lines 6-1, 6-2, . . . , 6-m in Fig. 2). The MOS transistors T1 to T6 are all N-channel MOS
5 transistors, and have their back gates grounded.

A direct-current voltage VPD is applied to the cathode of the photodiode PD. On the other hand, a signal ϕVPS is applied to the source of the MOS transistor T2. The source of the MOS transistor T2 is connected to one end of a capacitor C1 that receives a direct-current voltage VPS at the other end. A direct-current voltage
10 VRB is applied to the source of the MOS transistor T6, and a signal ϕVRS is fed to the gate of the same MOS transistor T6. The drain of this MOS transistor T6 is connected to the gate of the MOS transistor T2 and also to the source of the MOS transistor T5. A signal ϕD is fed to the drain of the MOS transistor T3.

Moreover, a signal ϕSW is fed to the gate of the MOS transistor T5, and a
15 signal ϕS is fed to the gate of the MOS transistor T1. Furthermore, a signal ϕV is fed to the gate of the MOS transistor T4. In this embodiment, the signal ϕVPS is a ternary signal that takes one of three predetermined levels, i.e. a low level, a high level, or an intermediate level, at a time. Here, a high level is, for example, a voltage approximately equal to the direct-current voltage VPD, a low level is, for
20 example, a voltage equal to the ground level, and an intermediate level is a voltage that is intermediate between those two voltages and that causes the MOS transistor T2 to operate in a subthreshold region. An intermediate level is, for example, a voltage approximately equal to the direct-current voltage VPS.

(1) How to convert the light incident on the individual pixels into an electric signal

First, the signals ϕS and ϕSW are turned to a high level to bring the MOS transistors T1 and T5 into a conducting state. Moreover, the signal ϕVPS is turned to an intermediate level, so that the MOS transistor T2 operates in a subthreshold region. At this time, a low level is fed as the signal ϕVRS to the gate of the MOS transistor T6; accordingly, the MOS transistor T6 is off, and can thus be regarded as practically absent. In this state, when light enters the photodiode PD, a photoelectric current is generated therein, and, due to the subthreshold characteristics of MOS transistors, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the gates of the MOS transistors T2 and T3. This voltage causes a current to flow through the MOS transistor T3, and, as a result, an electric charge that is equivalent to the value obtained by converting the integral of the photoelectric current natural-logarithmically is accumulated in the capacitor C1. That is, a voltage proportional to the value obtained by converting the integral of the photoelectric current natural-logarithmically appears at the node "a" between the capacitor C1 and the source of the MOS transistor T3. Here, the MOS transistor T4 remains off.

Next, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4. This causes the electric charge accumulated in the capacitor C1 to be fed as the output current to the output signal line 6. This current thus fed to the output signal line 6 has the value obtained by converting the integral of the photoelectric current natural-logarithmically. In this way, it is possible to read a signal (output current) that is proportional to the logarithm of the

amount of incident light. After this signal has been read, the MOS transistor T4 is turned off. When the output current is so controlled as to vary natural-logarithmically with respect to the amount of incident light in this way, the signal ϕ_{VRS} is kept at a low level all the time.

5

(2) How to detect variations in sensitivity of the individual pixels

Now, how the variation in sensitivity of the pixel having the circuit configuration shown in Fig. 3 is detected will be described with reference to the drawings. Fig. 4 is a timing chart of the signals fed to the signal lines connected to
10 the individual circuit elements constituting each pixel during resetting. Fig. 5A is a diagram showing the structure of the MOS transistor T2. Figs. 5B and 5C are diagrams showing the potential relationship in the MOS transistor T2. In Figs. 5B and 5C, the arrow at the left indicates the direction in which the potential increases.

Incidentally, as shown in Fig. 5A, the MOS transistor T2 is formed, for
15 example, by forming N-type diffusion layers 11 and 12 in a P-type semiconductor substrate (hereafter referred to as the "P-type substrate") 10 and then forming, on top of the channel left between those N-type diffusion layers 11 and 12, an oxide film 13 and, further on top thereof, a polysilicon layer 14. Here, the N-type diffusion layers 11 and 12 function as the drain and the source, respectively, of the
20 MOS transistor T2, and the oxide film 13 and the polysilicon layer 14 function as the gate insulating film and the gate electrode, respectively, thereof. Here, in the P-type substrate 10, the region between the N-type diffusion layers 11 and 12 is called the sub-gate region.

As described under (1) above, after the output signal has been output as a

result of the pulse signal ϕV being fed to the gate of the MOS transistor T4, first, the voltage of the signal ϕS is turned to a low level to turn off the MOS transistor T1, and the voltage of the signal ϕSW is turned to a low level to turn off the MOS transistor T5. In this way, the MOS transistor T2 is disconnected from the photodiode PD, and the gate of the MOS transistor T2 is disconnected from the gate of the MOS transistor T3. Then, the voltage of the signal ϕVRS is turned to a high level to turn on the MOS transistor T6, and thereby the direct-current voltage VRB is applied to the gate of the MOS transistor T2. At this time, the voltage of the signal ϕD is at a high level (a potential equal to or close to the direct-current voltage VPD).

In this state, when the voltage of the signal ϕVPS is turned to a low level, the potentials in the MOS transistor T2 come to have a relationship as shown in Fig. 5B, in which the source, sub-gate region, and drain of the MOS transistor T2 have increasingly high potentials in this order. Accordingly, a negative electric charge flows into the MOS transistor T2 via the source thereof. At this time, since the path leading to the photodiode PD is cut off, the MOS transistor T2 receives no positive electric charge via its drain. As a result, the negative electric charge is accumulated between the drain and source of the MOS transistor T2.

Then, the voltage of the signal ϕVPS is turned to a high level, i.e. a potential equal to or close to the direct-current voltage VPD. As shown in Fig. 5C, this causes the potential at the source of the MOS transistor T2 to become higher than the potential at the sub-gate regions thereof. As a result, the negative electric charge accumulated between the drain and source of the MOS transistor T2 flows

out to the signal line of the signal ϕVPS . However, still the potential at the drain of the MOS transistor T2 is higher than the potential at the sub-gate region thereof, and therefore part E1 of the negative electric charge accumulated at the drain of the MOS transistor T2 remains at the drain of the MOS transistor T2. This negative
5 electric charge accumulated at the drain of the MOS transistor T2 is determined by, and thus has the value proportional to, the threshold voltage of the MOS transistor T2.

At this time, the drain voltage of the MOS transistor T2 has a value that corresponds to the negative electric charge E1 accumulated at the drain thereof,
10 and appears at the gate of the MOS transistor T3. Thus, the voltage appearing at the gate of the MOS transistor T3 is proportional to the negative electric charge E1 accumulated at the drain of the MOS transistor T2, and is therefore proportional to the threshold voltage of the MOS transistor T2. After the MOS transistors T2 and T3 have been brought into the states described above, the signal ϕD is turned to a
15 low level momentarily to reset the voltage at the capacitor C1, and thus at the node "a", and is then turned back to a high level.

Then, the gate voltage of the MOS transistor T3 causes a current to flow through the MOS transistor T3. This causes an electric charge to be accumulated in the capacitor C1 thus reset, and thereby makes the potential at the node "a" to
20 rise. Then, the signal ϕV is turned to a high level to turn on the MOS transistor T4, and this causes the electric charge accumulated in the capacitor C1 to be fed as the output current to the output signal line 6. In this way, a current proportional to the threshold voltage of the MOS transistor T2 of one pixel after another is fed to the output signal line 6 and is acquired as compensation data to be used to correct

the outputs from the individual pixels.

More specifically, this current proportional to the threshold voltage is output serially, from one pixel after another, by way of the signal line 9 shown in Fig. 2 to the succeeding circuit so as to be stored as pixel-by-pixel compensation data in a memory provided therein. Then, by correcting pixel by pixel the output current obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

After acquisition of compensation data as described above, the MOS transistor T4 is turned off. Thereafter, the signal ϕ_{VPS} is turned back to an intermediate level to reset the MOS transistor T2, and the signal ϕ_{VRS} is turned to a low level to turn off the MOS transistor T6. Then, the signals ϕ_S and ϕ_{SW} are turned to a high level to turn on the MOS transistors T1 and T5, and then the signal ϕ_D is turned to a low level so that the electric charge accumulated in the capacitor C1 is discharged therefrom through the MOS transistor T3 to the signal line of the signal ϕ_D and thereby the potential at the capacitor C1, and thus at the node "a", is initialized, making the pixel ready for the next round of image sensing.

Second Embodiment

Next, a second embodiment of the invention will be described with reference to the drawings. Fig. 6 is a circuit diagram showing the configuration of each

pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 3 are identified with the same reference symbols, and their detailed descriptions will be omitted.

5 As shown in Fig. 6, in this embodiment, the MOS transistors T1 to T5 and the capacitor C1 are configured in the same manner as in the pixel of the first embodiment (Fig. 3), and the only difference is that, instead of the MOS transistor T6 used in the first embodiment, a capacitor C2 is used in this embodiment. Specifically, the capacitor C2 has one end connected to the node between the gate
10 of the MOS transistor T2 and the source of the MOS transistor T5, and receives at the other end the signal ϕVRS . The signal ϕVRS is a binary signal that takes one of two predetermined levels, i.e. either a low level or a high level, at a time. Here, a low level refers to a voltage equal to the ground level, and a high level refers to a voltage that permits a voltage higher than that voltage to be applied to the gate.

15 (1) How to convert the light incident on the individual pixels into an electric signal

In this pixel having the circuit configuration shown in Fig. 6, the signal ϕVRS fed to the capacitor C2 is turned to a low level so that the MOS transistor T2
20 operates in a subthreshold region. Moreover, the signals ϕS and ϕSW are turned to a high level to turn on the MOS transistors T1 and T5. Turning the signal ϕVRS to a low level in this way causes the capacitor C2 to function in the same manner as the capacitors formed by insulating oxide films at the gate and back-gate of the MOS transistors T2 and T3. Making the MOS transistor T2 operate in a

subthreshold region in this way causes a voltage obtained by logarithmically converting the photoelectric current output from the photodiode PD to appear at the node "a". In this state, when the MOS transistor T4 is turned on, an output signal obtained through logarithmic conversion is fed to the output signal line 6.

5

(2) How to detect variations in sensitivity of the individual pixels

The variation in sensitivity of the pixel is detected, as in the first embodiment, while resetting is performed as shown in the timing chart of Fig. 4. Now, how this detection is achieved will be described with reference to the timing
10 chart of Fig. 4 and the potential transition diagrams of Figs. 5B and 5C. When, after the feeding of the pulse signal ϕV , the signals ϕS and ϕSW are turned to a low level to turn off the MOS transistors T1 and T5, resetting starts. Then, the signal ϕVRS is turned to a high level to raise the potential at the sub-gate region of the MOS transistor T2, and moreover the voltage of the signal ϕVPS is turned to a low
15 level. As a result, the potentials in the MOS transistor T2 come to have a relationship as shown in Fig. 5B. This causes a negative electric charge to flow into the MOS transistor T2 via the source thereof.

After this negative electric charge E having flown into the MOS transistor T2 has been accumulated therein as shown in Fig. 5B, the signal ϕVPS is turned to a
20 high level approximately equal to the direct-current voltage V_{PD} . This makes the potential at the source of the MOS transistor T2 higher than the potential at the sub-gate region thereof, and thus causes part of the accumulated negative electric charge E to flow out of the MOS transistor T2 via the source thereof. As a result, as shown in Fig. 5C, now the negative electric charge E1 remains accumulated at

the drain and gate of the MOS transistor T2. Now that the negative electric charge E1 remains accumulated in this way, the gate voltage of the MOS transistor T3 is determined by the negative electric charge E1, which is determined by the threshold voltage of the MOS transistor T2.

5 With this state maintained, the signal ϕD is turned to a low level momentarily to reset the capacitor C1. Then, the signal ϕD is turned back to a high level so that the capacitor C1 is charged with a current amplified by the gate voltage of the MOS transistor T3. Then, by feeding the pulse signal ϕV , the voltage appearing at the node "a" as a result of the capacitor C1 being charged in
10 this way is fed, as the output signal, through the MOS transistor T4 to the output signal line 6.

More specifically, this current proportional to the threshold voltage is output serially, from one pixel after another, by way of the signal line 9 shown in Fig. 2 to the succeeding circuit so as to be stored as pixel-by-pixel compensation data in a
15 memory provided therein. Then, by correcting pixel by pixel the output current obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This
20 compensation may be realized by providing memories, such as line memories, within the pixels.

After the signal having the value proportional to the threshold voltage of the MOS transistor T2, of which the variation leads to variations in sensitivity of the individual pixels, has been output in this way, the signal ϕVPS is turned to an

intermediate level to reset the MOS transistor T2. Thereafter, the signal ϕ_{VRS} is turned to a low level. Then, the signals ϕ_S and ϕ_{SW} are turned to a high level to bring the MOS transistors T1 and T5 into a conducting state, and then the signal ϕ_D is turned to a low level momentarily and then back to a high level to reset the capacitor C1.

Third Embodiment

Now, a third embodiment of the invention will be described with reference to the drawings. Fig. 7 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 6 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 7, according to the circuit configuration of this embodiment, as compared with the pixel of the second embodiment (Fig. 6), the MOS transistor T5 is omitted. Specifically, the gates of the MOS transistors T2 and T3 are connected together, and the direct-current voltage VPS is applied to the source of the MOS transistor T2.

(1) How to convert the light incident on the individual pixels into an electric signal

In this pixel configured as described above, image sensing is achieved in the same manner as in the second embodiment (Fig. 6). Specifically, the signal ϕ_S is turned to a high level to bring the MOS transistor T1 into a conducting state. In

addition, the signal ϕ_{VRS} is turned to a low level so that the MOS transistor T2 operates in a subthreshold region. Making the MOS transistor T2 operate in a subthreshold region in this way causes a voltage obtained by logarithmically converting the photoelectric current output from the photodiode PD to appear at the node "a". In this state, when the MOS transistor T4 is turned on, an output signal obtained through logarithmic conversion is fed to the output signal line 6.

(2) How to reset the individual pixels

Now, how resetting is achieved in the pixel having the circuit configuration shown in Fig. 7 will be described with reference to the drawings. Fig. 8 is a timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting. Fig. 9A is a sectional view, like Fig. 5A, showing the structure of the MOS transistor T1. Figs. 9B to 9E are diagrams showing the relationship among the potentials at various parts of the sectional view shown in Fig. 9A. In Figs. 9B to 9E, the arrow at the left indicates the direction in which the potential increases.

As described under (1) above, in the pixel having the circuit configuration shown in Fig. 7, when the pulse signal ϕ_V is fed to the gate of the MOS transistor T4, an electric signal (output signal) obtained by converting the amount of incident light logarithmically is output to the output signal line 6. After this output signal has been output, the pulse signal ϕ_V turns to a low level, and resetting starts. Now, how this resetting is achieved will be described with reference to Figs. 8 and 9A to 9E.

After the output signal has been output as a result of the pulse signal ϕ_V

being fed to the gate of the MOS transistor T4, the signal ϕS is turned to a low level to turn off the MOS transistor T1. This causes a negative electric charge to flow into the MOS transistor T2 via the source thereof, and thereby permits recombination therewith of the positive electric charges accumulated at the gate and drain of the MOS transistor T2, at the gate of the MOS transistor T3, and in the capacitor C2. As a result, as shown in Fig. 9B, the potentials at the drain and sub-gate region of the MOS transistor T2 drop down to certain levels.

In this way, the potentials at the drain and sub-gate region of the MOS transistor T2 start being reset to their original levels, but the speed of resetting becomes slow when those potentials reach certain levels. This is particularly noticeable when a thus far brightly-lit subject has suddenly become dimly-lit. To avoid this, next, the voltage ϕVRS fed to the capacitor C2 is made higher so as to make the gate voltage of the MOS transistor T2 higher. By making the gate voltage of the MOS transistor T2 higher in this way, the potentials in the MOS transistor T2 change so as to have a relationship as shown in Fig. 9C; that is, the potentials at the sub-gate region and drain of the MOS transistor T2 become higher. This increases the amount of negative electric charge that flows into the MOS transistor T2 via the source thereof, and thereby permits quick recombination of the positive electric charges accumulated at the gate and drain of the MOS transistor T2, at the gate of the MOS transistor T3, and in the capacitor C2.

As a result, as shown in Fig. 9D, the potentials at the drain and sub-gate region of the MOS transistor T2 become lower than in the state shown in Fig. 9C. When the potentials in the MOS transistor T2 have changed so as to have a relationship as shown in Fig. 9D, the voltage ϕVRS fed to the capacitor C2 is turned

to a low level, and the gate voltage of the MOS transistor T2 is lowered. This causes the potentials at the drain and sub-gate region of the MOS transistor T2 to have a relationship as shown in Fig. 9E, and thus causes those potentials to be reset to their original levels. After the potentials in the MOS transistor T2 have been
5 reset to their original levels in this way, the voltage of the signal ϕD is turned to a low level so that the capacitor C1 is discharged and thereby the potential at the node "a" is reset to its original level. Thereafter, the voltage of the signal ϕD is turned back to a high level.

Thereafter, the pulse signal ϕV is fed to the MOS transistor T4 so that the
10 output current obtained on resetting is fed to the output signal line 6 and is acquired as compensation data to be used to correct the outputs from the individual pixels. Then, the voltage of the signal ϕD is once again turned to a low level momentarily to reset the capacitor C1 to its original state, and is then turned back to a high level. Subsequently, the signal ϕS is turned to a high level to bring
15 the MOS transistor T1 into a conducting state and thereby make the pixel ready for image sensing. As in the first embodiment, this output signal obtained on resetting is output serially, from one pixel after another, by way of the signal line 9 shown in Fig. 2 to the succeeding circuit so as to be stored as pixel-by-pixel compensation data in a memory provided therein. Then, by correcting pixel by
20 pixel the output current obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing

memories, such as line memories, within the pixels.

As described above, in this embodiment, by turning the signal ϕVRS fed to the capacitor C2 connected to the gate of the MOS transistor T2 to a high level, it is possible to initialize the gate voltage of the MOS transistor T2 quickly. This helps
5 improve the response of the solid-state image-sensing device, and thereby makes it possible to perform satisfactory image shooting free from after-images even when a dimly-lit subject is shot or when a thus far brightly-lit subject has suddenly become dimly-lit. Moreover, feeding the signal ϕVRS commonly to the individual pixels makes it possible to initialize the gate voltage of the MOS transistor T2 of each
10 pixel substantially to an identical level, and thereby permits variations in sensitivity of the individual pixels to be canceled in their initial state.

Fourth Embodiment

Next, a fourth embodiment of the invention will be described with reference
15 to the drawings. Fig. 10 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 7 are identified with the same reference symbols, and their detailed descriptions will be omitted.

20 As shown in Fig. 10, according to the circuit configuration of this embodiment, as compared with the pixel of the third embodiment (Fig. 7), the capacitor C2 is omitted. Moreover, the signal ϕVPS is fed to the source of the MOS transistor T2. The signal ϕVPS is a binary signal that takes one of two predetermined levels, i.e. either a low level or a high level, at a time. Here, a high

level refers to a voltage that is approximately equal to the direct-current voltage VPS and that causes the MOS transistor T2 to operate in a subthreshold region, and a low level refers to a voltage that is lower than that voltage and that causes a higher current to flow through the MOS transistor T2 than when a high-level voltage is fed thereto.

(1) How to convert the light incident on the individual pixels into an electric signal

In this pixel configured as described above, image sensing is achieved in the same manner as in the third embodiment (Fig. 7). Specifically, the signal ϕS is turned to a high level to bring the MOS transistor T1 into a conducting state. In addition, the signal ϕVPS is turned to a high level so that the MOS transistor T2 operates in a subthreshold region. Making the MOS transistor T2 operate in a subthreshold region in this way causes a voltage obtained by logarithmically converting the photoelectric current output from the photodiode PD to appear at the node "a". In this state, when the MOS transistor T4 is turned on, an output signal obtained through logarithmic conversion is fed to the output signal line 6.

(2) How to reset the individual pixels

Now, how resetting is achieved in the pixel having the circuit configuration shown in Fig. 10 will be described with reference to the drawings. Fig. 11 is a timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting. Fig. 12A is a sectional view, like Fig. 5A, showing the structure of the MOS transistor T1. Figs. 12B to 12E are

diagrams showing the relationship among the potentials at various parts of the sectional view shown in Fig. 12A. In Figs. 12B to 12E, the arrow at the left indicates the direction in which the potential increases.

As described under (1) above, in the pixel having the circuit configuration shown in Fig. 10, when the pulse signal ϕV is fed to the gate of the MOS transistor T4, an electric signal (output signal) obtained by converting the amount of incident light logarithmically is output to the output signal line 6. After this output signal has been output, the pulse signal ϕV turns to a low level, and resetting starts. Now, how this resetting is achieved will be described with reference to Figs. 11 and 12A to 12E.

After the output signal has been output as a result of the pulse signal ϕV being fed to the gate of the MOS transistor T4, the signal ϕS is turned to a low level to turn off the MOS transistor T1. This causes a negative electric charge to flow into the MOS transistor T2 via the source thereof, and thereby permits recombination therewith of the positive electric charges accumulated at the gate and drain of the MOS transistor T2, and at the gate of the MOS transistor T3. As a result, as shown in Fig. 12B, the potentials at the drain and sub-gate region of the MOS transistor T2 drop down to certain levels.

In this way, the potentials at the drain and sub-gate region of the MOS transistor T2 start being reset to their original levels, but the speed of resetting becomes slow when those potentials reach certain levels. This is particularly noticeable when a thus far brightly-lit subject has suddenly become dimly-lit. To avoid this, next, the voltage ϕVPS fed to the source of the MOS transistor T2 is turned to a low level. By making the source voltage of the MOS transistor T2

lower in this way, the potentials in the MOS transistor T2 change so as to have a relationship as shown in Fig. 12C. This increases the amount of negative electric charge that flows into the MOS transistor T2 via the source thereof, and thereby permits quick recombination of the positive electric charges accumulated at the gate and drain of the MOS transistor T2, and at the gate of the MOS transistor T3.

As a result, as shown in Fig. 12D, the potentials at the drain and sub-gate region of the MOS transistor T2 become lower than in the state shown in Fig. 12C. When the potentials in the MOS transistor T2 have changed so as to have a relationship as shown in Fig. 12D, the voltage ϕ_{VPS} fed to the source of the MOS transistor T2 is turned to a high level. This causes the potentials in the MOS transistor T2 to have a relationship as shown in Fig. 12E, and thus causes those potentials to be reset to their original levels. After the potentials in the MOS transistor T2 have been reset to their original levels in this way, the voltage of the signal ϕ_D is turned to a low level so that the capacitor C1 is discharged and thereby the potential at the node "a" is reset to its original level. Thereafter, the voltage of the signal ϕ_D is turned back to a high level.

Thereafter, the pulse signal ϕ_V is fed to the MOS transistor T4 so that the output current obtained on resetting is fed to the output signal line 6 and is acquired as compensation data to be used to correct the outputs from the individual pixels. Then, the voltage of the signal ϕ_D is once again turned to a low level to reset the capacitor C1 to its original state, and is then turned back to a high level. Subsequently, the signal ϕ_S is turned to a high level to bring the MOS transistor T1 into a conducting state and thereby make the pixel ready for image sensing. As in the first embodiment, this output signal obtained on resetting is

output serially, from one pixel after another, by way of the signal line 9 shown in Fig. 2 to the succeeding circuit so as to be stored as pixel-by-pixel compensation data in a memory provided therein. Then, by correcting pixel by pixel the output current obtained during actual image sensing with the compensation data thus
5 stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

10 As described above, in this embodiment, by turning the signal ϕVPS fed to the source of the MOS transistor T2 to a low level, it is possible to initialize the gate voltage of the MOS transistor T2 quickly. This helps improve the response of the solid-state image-sensing device, and thereby makes it possible to perform satisfactory image shooting free from after-images even when a dimly-lit subject is
15 shot or when a thus far brightly-lit subject has suddenly become dimly-lit. Moreover, feeding the signal ϕVPS commonly to the individual pixels makes it possible to initialize the gate voltage of the MOS transistor T2 of each pixel substantially to an identical level, and thereby permits variations in sensitivity of the individual pixels to be canceled in their initial state.

20 Second Example of the Pixel Configuration

Fig. 13 schematically shows the configuration of part of another two-dimensional MOS-type solid-state image-sensing device employed in an image-sensing apparatus embodying the invention. In this figure, reference symbols G11

to Gmn represent pixels that are arranged in a two-dimensional array (in a matrix). Reference numeral 2 represents a vertical scanning circuit, which scans lines (rows) 4-1, 4-2, . . . , 4-n sequentially. Reference numeral 3 represents a horizontal scanning circuit, which reads out, sequentially pixel by pixel in a horizontal direction, the signals fed from the individual pixels to output signal lines 6-1, 6-2, . . . , 6-m as a result of photoelectric conversion performed in those pixels. Reference numeral 5 represents a power line. The individual pixels are connected not only to the lines 4-1, 4-2, . . . , 4-n, to the output signal lines 6-1, 6-2, . . . , 6-m, and to the power line 5 mentioned above, but also to other lines (for example clock lines and bias supply lines). These other lines, however, are omitted in Fig. 13.

As shown in Fig. 13, for each of the output signal lines 6-1, 6-2, . . . , 6-m, a pair of N-channel MOS transistors Q1 and Q2 is provided. Here, a description will be given only with respect to the output signal line 6-1 as their representative. The MOS transistor Q1 has its gate connected to a direct-current voltage line 7, has its drain connected to the output signal line 6-1, and has its source connected to a direct-current voltage VPSA line 8. On the other hand, the MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final destination line, and has its gate connected to the horizontal scanning circuit 3.

As will be described later, the pixels G11 to Gmn are each provided with an N-channel MOS transistor Ta that outputs a signal in accordance with the photoelectric charge generated in each pixel. How this MOS transistor Ta is connected to the above-mentioned MOS transistor Q1 is shown in Fig. 14A. This MOS transistor Ta corresponds to a seventh MOS transistor T7 in the fifth, sixth,

eleventh, and twelfth embodiments, and corresponds to a third MOS transistor T3 in the seventh to tenth and thirteenth embodiments. Here, the direct-current voltage VPSA connected to the source of the MOS transistor Q1 and the direct-current voltage VPDA connected to the drain of the MOS transistor Ta fulfill the
5 relation $VPDA > VPSA$, where the direct-current voltage VPSA is equal to, for example, the ground-level voltage. In this circuit configuration, the signal from a pixel is fed to the gate of the upper-stage MOS transistor Ta, and a direct-current voltage DC is kept applied to the gate of the lower-stage MOS transistor Q1. Thus, the lower-stage MOS transistor Q1 is equivalent to a resistor or constant-current
10 source, and therefore the circuit shown in Fig. 14A forms an amplifier circuit of a source-follower type. Here, it can safely be assumed that, as a result of amplification, the MOS transistor Ta outputs a current.

The MOS transistor Q2 is controlled by the horizontal scanning circuit 3 so as to function as a switching device. As will be described later, in all of the
15 embodiments of the invention shown in Fig. 15 and the following figures, within each pixel, another, i.e. a fourth, N-channel MOS transistor T4 functioning as a switch is provided. If this MOS transistor T4 is illustrated explicitly, the circuit shown in Fig. 14A has, more precisely, a circuit configuration as shown in Fig. 14B. Specifically, the MOS transistor T4 is inserted between the MOS transistor Q1 and
20 the MOS transistor Ta. Here, the MOS transistor T4 serves to select a row, and the MOS transistor Q2 serves to select a column. It is to be noted that the circuit configurations shown in Figs. 13, 14A, and 14B are common to the fifth to thirteenth embodiments of the invention described hereafter.

The circuit configuration shown in Figs. 14A and 14B permits the signal to

be output with a high gain. Accordingly, even in a case where the photoelectric current generated in a photosensitive element is converted natural-logarithmically to obtain a wider dynamic range and thus the output signal obtained is comparatively low, this amplifier circuit amplifies the signal so as to make it sufficiently high and thus easier to process in the succeeding signal processing circuit (not shown). Here, the MOS transistor Q1 that serves as the load resistor of the amplifier circuit is provided within each pixel; however, such transistors may be provided, instead, one for each of the output signal lines 6-1, 6-2, . . . , 6-m, i.e. one for each of the groups of pixels that individually constitute columns, with the pixels constituting each column collectively connected to one of the output signal lines 6-1, 6-2, . . . , 6-m. This helps reduce the number of load resistors or constant-current sources required, and thus reduce the area occupied by the amplifying circuits on a semiconductor chip.

Fifth Embodiment

Next, a fifth embodiment of the invention, which is applicable to each pixel of the second example of the pixel configuration shown in Fig. 13, will be described with reference to the drawings. Fig. 15 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 3 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 15, in this embodiment, as compared with the pixel shown in Fig. 3, there are provided additionally a seventh MOS transistor T7 having its

gate connected to the node "a" for performing current amplification in accordance with the voltage at the node "a", a fourth MOS transistor T4 having its drain connected to the source of the MOS transistor T7 for row selection, and an eighth MOS transistor T8 having its drain connected to the node "a" for initializing the potential at the capacitor C1, and thus at the node "a". The source of the MOS transistor T4 is connected to the output signal line 6 (this output signal line 6 corresponds to the output signal lines 6-1, 6-2, . . . 6-m shown in Fig. 6). Just like the MOS transistors T1 to T6, the MOS transistors T7 and T8 are all N-channel MOS transistors, and have their back gates grounded.

A direct-current voltage VPD is applied to the drain of the MOS transistor T7, and a signal ϕV is fed to the gate of the MOS transistor T4. A direct-current voltage VRB2 is applied to the source of the MOS transistor T8, and a signal $\phi VRS2$ is fed to the gate of the same MOS transistor T8. The direct-current voltage VPD is applied also to the drain of the MOS transistor T3. In this embodiment, the MOS transistors T1 to T6 and the capacitor C1 operate in the same manner as in the first embodiment (Fig. 3) so as to detect variations in sensitivity of the individual pixels and perform image sensing. Now, how these are achieved will be described.

(1) How to convert the light incident on the individual pixels into an electric signal

First, a description will be given of the operation performed when the signals ϕS and ϕSW are turned to a high level to bring the MOS transistors T1 and T5 into a conducting state and the signal ϕVPS is turned to an intermediate level so that the MOS transistors T2 and T3 are so biased as to operate in a subthreshold region.

At this time, as in the first embodiment, a low level is fed as the signal ϕVRS to the gate of the MOS transistor T6; accordingly, the MOS transistor T6 is off, and can thus be regarded as practically absent.

In this state, when light enters the photodiode PD, a photoelectric current is
5 generated therein, and, due to the subthreshold characteristics of MOS transistors, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the gates of the MOS transistors T2 and T3. This voltage causes a current to flow through the MOS transistor T3, and, as a result, an electric charge that is equivalent to the value obtained by converting the integral of
10 the photoelectric current natural-logarithmically is accumulated in the capacitor C1. That is, a voltage proportional to the value obtained by converting the integral of the photoelectric current natural-logarithmically appears at the node "a" between the capacitor C1 and the source of the MOS transistor T3. Here, the MOS transistors T4 and T8 remain off.

15 Next, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4. This causes a current proportional to the voltage applied to the gate of the MOS transistor T7 to be fed through the MOS transistors T4 and T7 to the output signal line 6. Here, since the voltage applied to the gate of the MOS transistor T4 is equal to the voltage at the node "a", the current fed to the
20 output signal line 6 has the value obtained by converting the integral of the photoelectric current natural-logarithmically. In this way, it is possible to read a signal (output current) that is proportional to the logarithm of the amount of incident light.

(2) How to detect variations in sensitivity of the individual pixels

Now, how the variation in sensitivity of the pixel having the circuit configuration shown in Fig. 15 is detected will be described with reference to the drawings. Fig. 16 is a timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting.

As described under (1) above, after the output signal has been output as a result of the pulse signal ϕV being fed to the gate of the MOS transistor T4, first, the voltage of the signal ϕS is turned to a low level to turn off the MOS transistor T1, and the voltage of the signal ϕSW is turned to a low level to turn off the MOS transistor T5. In this way, the MOS transistor T2 is disconnected from the photodiode PD, and the gate of the MOS transistor T2 is disconnected from the gate of the MOS transistor T3. Then, the voltage of the signal ϕVRS is turned to a high level to turn on the MOS transistor T6, and thereby the direct-current voltage VRB is applied to the gate of the MOS transistor T2. In this state, when the voltage of the signal ϕVPS is turned to a low level, a negative electric charge flows into the MOS transistor T2 via the source thereof, and is accumulated between the drain and source of the MOS transistor T2.

Next, the voltage of the signal ϕVPS is turned to a high level, i.e. a potential equal to or close to the direct-current voltage VPD. This causes part of the negative electric charge accumulated between the drain and source of the MOS transistor T2 to flow out to the signal line of the signal ϕVPS . However, still the potential at the drain of the MOS transistor T2 is higher than the potential at the sub-gate region thereof, and therefore part of the negative electric charge accumulated at the drain of the MOS transistor T2 remains at the drain of the MOS

transistor T2. This negative electric charge accumulated at the drain of the MOS transistor T2 is determined by, and thus has the value proportional to, the threshold voltage of the MOS transistor T2.

At this time, the drain voltage of the MOS transistor T2 has a value that
5 corresponds to the negative electric charge accumulated at the drain thereof, and appears at the gate of the MOS transistor T3. Thus, the voltage appearing at the gate of the MOS transistor T3 is proportional to the negative electric charge accumulated at the drain of the MOS transistor T2, and is therefore proportional to the threshold voltage of the MOS transistor T2. After the MOS transistors T2 and
10 T3 have been brought into the states described above, the signal ϕ_{VRS2} is turned to a high level momentarily to reset the voltage at the capacitor C1, and thus at the node "a", and is then turned back to a low level.

Then, the gate voltage of the MOS transistor T3 causes a current to flow through the MOS transistor T3. This causes an electric charge to be accumulated
15 in the capacitor C1 thus reset, and thereby makes the potential at the node "a" to rise. Then, the signal ϕ_V is turned to a high level to turn on the MOS transistor T4, and this causes the voltage at the node "a" to be subjected to current amplification by the MOS transistor T7 and fed to the output signal line 6. In this way, a current proportional to the threshold voltage of the MOS transistor T2 of one pixel
20 after another is fed to the output signal line 6 and is acquired as compensation data to be used to correct the outputs from the individual pixels.

After acquisition of compensation data as described above, the MOS transistor T4 is turned off. Thereafter, the signal ϕ_{VPS} is turned to an intermediate level to reset the MOS transistor T2, and the signal ϕ_{VRS} is turned

back to a low level to turn off the MOS transistor T6. Then, the signals ϕS and ϕSW are turned to a high level to turn on the MOS transistors T1 and T5, and then the signal $\phi VRS2$ is turned to a high level so that the electric charge accumulated in the capacitor C1 is discharged therefrom through the MOS transistor T8 and
5 thereby the potential at the capacitor C1, and thus at the node "a", is initialized, making the pixel ready for the next round of image sensing.

Sixth Embodiment

Next, a sixth embodiment of the invention will be described with reference
10 to the drawings. Fig. 17 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 15 are identified with the same reference symbols, and their detailed descriptions will be omitted.

15 As shown in Fig. 17, in this embodiment, the initialization of the potential at the capacitor C1, and thus at the node "a", is achieved by feeding the signal ϕD to the drain of the MOS transistor T3, and thus the MOS transistor T8 is omitted. In other respects, each pixel of this embodiment is configured in the same manner as in the fifth embodiment (Fig. 15). Here, while the signal ϕD is kept at a high level,
20 the capacitor C1 performs integration as in the first embodiment (Fig. 3); while the signal ϕD is kept at a low level, the electric charge accumulated in the capacitor C1 is discharged through the MOS transistor T3 to make the voltage at the capacitor C1, and thus at the gate of the MOS transistor T7, approximately equal to the low-level voltage of the signal ϕD (that is, the voltage is reset). In this embodiment, the

omission of the MOS transistor T8 helps simplify the circuit configuration.

In this embodiment, image sensing is achieved in the following manner. As in the fifth embodiment, the MOS transistors T1 and T5 are turned on. In addition, the signal ϕ_{VRS} is turned to a low level to turn off the transistor T6 so that the MOS transistor T2 operates in a subthreshold region. Moreover, the signal ϕ_D is turned to a high level so that an electric charge equivalent to the value obtained by converting the integral of the photoelectric current natural-logarithmically is accumulated in the capacitor C1. Then, with predetermined timing, the MOS transistor T4 is turned on. This causes a current proportional to the voltage applied to the gate of the MOS transistor T7 to be fed through the MOS transistors T4 and T7 to the output signal line 6.

On the other hand, resetting of the pixel is achieved in the following manner. As in the first embodiment, the signals are controlled with the timing shown in Fig.

4. Specifically, as in the first embodiment, after the feeding of the pulse signal ϕ_V , first, the signals ϕ_S and ϕ_{SW} are turned to a low level to turn off the MOS transistors T1 and T5, and resetting starts. Then, the signal ϕ_{VRS} is turned to a high level to apply the direct-current voltage V_{RB} to the gate of the MOS transistor T2. Then, the signal ϕ_{VPS} is turned to a low level momentarily and is then turned to a high level so that a negative electric charge is accumulated at the drain of the MOS transistor T2. The amount of negative electric charge here is determined by the threshold voltage of the MOS transistor T2.

In this state, after the signal ϕ_D is turned to a low level momentarily to reset the capacitor C1 and the node "a", a current proportional to the threshold voltage of the MOS transistor T2 flows through the MOS transistor T3 into the capacitor C1,

and thus the voltage appearing at the node "a" is proportional to that threshold voltage. When the pulse signal ϕV is fed to the gate of the MOS transistor T4, the voltage appearing at the node "a" is subjected to current amplification by the MOS transistor T7 and is fed out as the output signal. In this way, a current
5 proportional to the threshold voltage of the MOS transistor T2 of one pixel after another is fed to the output signal line 6 and is acquired as compensation data to be used to correct the outputs from the individual pixels.

After acquisition of compensation data as described above, the MOS transistor T4 is turned off. Thereafter, the signal ϕVPS is turned to an
10 intermediate level to reset the MOS transistor T2, and the signal ϕVRS is turned to a low level to turn off the MOS transistor T6. Then, the signals ϕS and ϕSW are turned to a high level to turn on the MOS transistors T1 and T5, and then the signal ϕD is turned to a low level so that the electric charge accumulated in the capacitor C1 is discharged therefrom through the MOS transistor T3 and thereby the
15 potential at the capacitor C1, and thus at the node "a".

Seventh Embodiment

Next, a seventh embodiment of the invention will be described with reference to the drawings. Fig. 18 is a circuit diagram showing the configuration
20 of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 17 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 18, in this embodiment, the direct-current voltage VPD is

applied to the drain of the MOS transistor T3, and the capacitor C1 and the MOS transistor T7 are omitted. That is, the MOS transistor T3 has its source connected to the drain of the MOS transistor T4. In other respects, each pixel of this embodiment is configured in the same manner as in the sixth embodiment (Fig. 16).

5 In this pixel configured as described above, image sensing is achieved in the following manner. As in the sixth embodiment, the MOS transistors T1 and T5 are turned on. In addition, the signal ϕVRS is turned to a low level to turn off the transistor T6 so that the MOS transistor T2 operates in a subthreshold region. Making the MOS transistor T2 operate in a subthreshold region in this way causes
10 a current having the value natural-logarithmically proportional to the photoelectric current to flow through the MOS transistor T3 as its drain current.

Then, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4. This causes a current having the value natural-logarithmically proportional to the photoelectric current to flow through the MOS
15 transistor T4 as its drain current and then to the output signal line 6. At this time, the drain voltage of the MOS transistor Q1 (Figs. 14A and 14B), which is determined by the on-state resistances of the MOS transistors T3 and Q1 and the current flowing therethrough, appears as the output signal on the output signal line 6. After this output signal has been read, the MOS transistor T4 is turned off.

20 On the other hand, resetting of the pixel is achieved by controlling the signals as shown in the timing chart of Fig. 19. After the feeding of the pulse signal ϕV , first, the signals ϕS and ϕSW are turned to a low level to turn off the MOS transistors T1 and T5, and resetting starts. Then, the signal ϕVRS is turned to a high level to apply the direct-current voltage VRB to the gate of the MOS

transistor T2. Then, the signal ϕVPS is turned to a low level momentarily and is then turned to a high level so that a negative electric charge is accumulated at the drain of the MOS transistor T2. The amount of negative electric charge here is determined by the threshold voltage of the MOS transistor T2.

5 In this state, when the pulse signal ϕV is fed to the gate of the MOS transistor T4, a current proportional to the threshold voltage of the MOS transistor T2 is fed to the output signal line 6 and is acquired as compensation data to be used to correct the outputs from the individual pixels. After acquisition of compensation data as described above, the MOS transistor T4 is turned off. Thereafter, the
10 signal ϕVPS is turned to an intermediate level to reset the MOS transistor T2, and then the signal ϕVRS is turned to a low level to turn off the MOS transistor T6. Subsequently, the signals ϕS and ϕSW are turned to a high level to turn on the MOS transistors T1 and T5 and thereby make the pixel ready for image sensing.

In this embodiment, it is not necessary to perform integration of the
15 photoelectric signal by the use of a capacitor C1 as performed in the sixth embodiment described above, and thus no time is required for such integration, nor is it necessary to reset the capacitor C1. This ensures accordingly faster signal processing. Moreover, in this embodiment, as compared with the sixth embodiment, the capacitor C1 and the MOS transistor T7 can be omitted, and this
20 helps further simplify the circuit configuration and reduce the pixel size.

Eighth Embodiment

Next, an eighth embodiment of the invention will be described with reference to the drawings. Fig. 20 is a circuit diagram showing the configuration

of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixels shown in Figs. 6 and 18 are identified with the same reference symbols, and their detailed descriptions will be omitted.

5 As shown in Fig. 20, according to the circuit configuration of this embodiment, a capacitor C2 is used instead of the MOS transistor T6 used in the pixel of the seventh embodiment (Fig. 18). Specifically, the capacitor C2 has one end connected to the node between the gate of the MOS transistor T2 and the source of the MOS transistor T5, and receives at the other end the signal ϕVRS .

10 As in the second embodiment (Fig. 6), the signal ϕVRS is a binary voltage signal that takes either a low level, i.e. a voltage equal to the ground level, or a high level, i.e. a voltage higher than that voltage, at a time.

Thus, the circuit configuration of this embodiment is to that of the second embodiment what the circuit configuration of the seventh embodiment is to that of
15 the first embodiment (Fig. 3). Accordingly, as in the second embodiment, by turning the signal ϕVRS fed to the capacitor C2 to a low level and in addition turning on the MOS transistors T1 and T5, the MOS transistor T2 is made to operate in a subthreshold region. This causes a voltage obtained by logarithmically converting the photoelectric current output from the photodiode PD
20 to appear at the gate of the MOS transistor T3. Then, by turning on the MOS transistor T4, an output signal obtained through logarithmic conversion is output. On the other hand, resetting is achieved, as in the seventh embodiment, by varying the levels of the signals with the timing shown in the timing chart of Fig. 19. This permits variations in sensitivity of the individual pixels to be acquired as

compensation data.

In a pixel according to the circuit configuration of the fifth to eighth embodiments, after image sensing by the individual pixels, it is possible to acquire, as compensation data for correcting the outputs from the individual pixels, signals
5 proportional to the threshold voltage of the MOS transistor of the individual pixels, of which the variation leads to variations in sensitivity of the individual pixels. For example, not only is the image data obtained from the individual pixels during image sensing output to the succeeding circuit so as to be stored pixel by pixel in a memory provided therein, but also the current proportional to the threshold voltage
10 of the MOS transistor of one pixel after another is output serially by way of the signal line 9 shown in Fig. 13 to the succeeding circuit so as to be stored pixel by pixel as compensation data in another memory provided therein. Then, by correcting pixel by pixel the image data with the corresponding compensation data, it is possible to eliminate components resulting from variations in sensitivity of the
15 individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

20 Ninth Embodiment

Next, a ninth embodiment of the invention will be described with reference to the drawings. Fig. 21 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here

as in the pixels shown in Figs. 7 and 20 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 21, according to the circuit configuration of this embodiment, as compared with the pixel of the eighth embodiment (Fig. 20), the MOS transistor T5 is omitted. Specifically, the gates of the MOS transistors T2 and T3 are connected together, and the direct-current voltage VPS is applied to the source of the MOS transistor T2.

Thus, the circuit configuration of this embodiment is to that of the third embodiment (Fig. 7) what the circuit configuration of the eighth embodiment is to that of the second embodiment (Fig. 6). Accordingly, as in the third embodiment, by turning the signal ϕ_{VRS} fed to the capacitor C2 to a low level and in addition turning on the MOS transistor T1, the MOS transistor T2 is made to operate in a subthreshold region. This causes a voltage obtained by logarithmically converting the photoelectric current output from the photodiode PD to appear at the gate of the MOS transistor T3. Then, by turning on the MOS transistor T4, an output signal obtained through logarithmic conversion is output.

On the other hand, resetting of the pixel is achieved by controlling the signals with the timing shown in the timing chart of Fig. 22. After the feeding of the signal ϕ_V , first, the signal ϕ_S is turned to a low level to turn off the MOS transistor T1, and resetting starts. Then, the signal ϕ_{VRS} is turned to a high level to make the gate voltage of the MOS transistor T2 higher. This increases the amount of electric charge that flows into the MOS transistor T2 via the source thereof.

Thus, recombination of the positive electric charges accumulated at the gate

and drain of the MOS transistor T2, at the gate of the MOS transistor T3, and in the capacitor C2 is achieved quickly. Then, the signal ϕ_{VRS} is turned to a low level to reset the potentials in the MOS transistor T2 to their original levels. In this state, when the pulse signal ϕ_V is fed to the gate of the MOS transistor T4, the output voltage obtained on resetting is fed, from one pixel after another, to the output signal line 6 and is acquired as compensation data to be used to correct the outputs of the individual pixels. After compensation data has been acquired in this way, the MOS transistor T4 is turned off. Thereafter, the signal ϕ_S is turned to a high level to turn on the MOS transistor T1 and thereby make the pixel ready for the next round of image sensing.

Tenth Embodiment

Next, a tenth embodiment of the invention will be described with reference to the drawings. Fig. 23 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixels shown in Figs. 10 and 21 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 23, according to the circuit configuration of this embodiment, as compared with the pixel of the ninth embodiment (Fig. 21), the capacitor C2 is omitted. Moreover, the signal ϕ_{VPS} is fed to the source of the MOS transistor T2. As in the fourth embodiment (Fig. 10), the signal ϕ_{VPS} is a binary signal that takes one of two predetermined levels, i.e. either a low level or a high level, at a time. Here, a high level refers to a voltage that is approximately equal to

the direct-current voltage VPS and that causes the MOS transistor T2 to operate in a subthreshold region, and a low level refers to a voltage that is lower than that voltage and that causes a higher current to flow through the MOS transistor T2 than when a high level is fed thereto.

Thus, the circuit configuration of this embodiment is to that of the fourth embodiment what the circuit configuration of the ninth embodiment is to that of the third embodiment (Fig. 7). Accordingly, as in the fourth embodiment, by turning the signal ϕVPS fed to the source of the MOS transistor T2 to a high level and in addition turning on the MOS transistor T1, the MOS transistor T2 is made to operate in a subthreshold region. This causes a voltage obtained by logarithmically converting the photoelectric current output from the photodiode PD to appear at the gate of the MOS transistor T3. Then, by turning on the MOS transistor T4, an output signal obtained through logarithmic conversion is output.

On the other hand, resetting of the pixel is achieved by controlling the signals with the timing shown in the timing chart of Fig. 24. After the feeding of the signal ϕV , first, the signal ϕS is turned to a low level to turn off the MOS transistor T1, and resetting starts. Then, the signal ϕVPS is turned to a low level to make the source voltage of the MOS transistor T2 lower. This increases the amount of electric charge that flows into the MOS transistor T2 via the source thereof.

Thus, recombination of the positive electric charges accumulated at the gate and drain of the MOS transistor T2, and at the gate of the MOS transistor T3 is achieved quickly. Then, the signal ϕVPS is turned to a high level to reset the potentials in the MOS transistor T2 to their original levels. In this state, when the

pulse signal ϕV is fed to the gate of the MOS transistor T4, the output voltage obtained on resetting is fed, from one pixel to another, to the output signal line 6 and is acquired as compensation data to be used to correct the outputs of the individual pixels. After compensation data has been acquired in this way, the

5 MOS transistor T4 is turned off. Thereafter, the signal ϕS is turned to a high level to turn on the MOS transistor T1 and thereby make the pixel ready for the next round of image sensing.

In the ninth and tenth embodiments, as in the fifth to eighth embodiments, this output signal obtained on resetting is output serially, from one pixel after

10 another, by way of the signal line 9 shown in Fig. 13 to the succeeding circuit so as to be stored as pixel-by-pixel compensation data in a memory provided therein. Then, by correcting pixel by pixel the output current obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from

15 the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

In the eighth to tenth embodiments (Figs. 20, 21, and 23), it is also possible, as in the fifth embodiment (Fig. 15), to connect the source of the MOS transistor T3

20 to one end of a capacitor C1 that receives the direct-current voltage VPS at the other end, to the gate of a MOS transistor T7, and to the drain of a MOS transistor T8 for resetting the capacitor C1 and connect the source of the MOS transistor T7 to the drain of the MOS transistor T4. Alternatively, it is also possible, as in the sixth embodiment (Fig. 17), to feed the signal ϕD to the drain of the MOS transistor

T3 and thereby omit the MOS transistor T8 as used in the fifth embodiment (Fig. 15) described above.

Pixel Configurations Including a Depletion-Mode MOS transistor

In the first to tenth embodiments (Figs. 3, 6, 7, 10, 15, 17, 18, 20, 21, and 23), the first MOS transistor T1 may be a depletion-mode N-channel MOS transistor. In that case, for example, the pixels of the seventh to tenth embodiments (Figs. 18, 20, 21, and 23) have circuit configurations as shown in Figs. 25 to 28, respectively. As shown in Figs. 25 to 28, all the other transistors than the MOS transistor T1 are enhancement-mode N-channel MOS transistors.

Where all the MOS transistors provided within a pixel are enhancement-mode MOS transistors, the MOS transistors T1 and T2 are connected in series, and therefore the high-level voltage of the signal ϕS fed to the gate of the MOS transistor T1 is normally higher than the voltage supplied to the pixel. Accordingly, it is usually necessary to provide a separate power source for feeding the signal ϕS to the MOS transistor T1.

By contrast, by using as this MOS transistor T1 a depletion-mode MOS transistor, it is possible to lower the high-level voltage of the signal ϕS fed to the gate thereof, and thus make this high-level voltage equal to the high-level signals fed to the other MOS transistors. The reason is that a depletion-mode MOS transistor has a negative threshold value and can thus be turned on with a lower gate voltage than with an enhancement-mode MOS transistor.

Pixel Configurations Including a P-Channel MOS transistor

Alternatively, in the first to tenth embodiments, the first MOS transistor T1 may be a P-channel MOS transistor. In that case, for example, the pixels of the seventh to tenth embodiments have circuit configurations as shown in Figs. 29 to 32. As shown in Figs. 29 to 32, all the other transistors than the MOS transistor T1 are N-channel MOS transistors. Moreover, the MOS transistor T1 has its source connected to the anode of the photodiode PD, and has its drain connected to the drain of the MOS transistor T2.

In these circuit configurations, the MOS transistor T1 is turned on when the voltage difference between the gate and drain thereof is greater than the threshold value thereof, and is turned off when the voltage difference between the gate and drain thereof is smaller than the threshold value. Accordingly, the signal ϕS fed to the gate of the MOS transistor T1 has an inverted level-shift pattern as compared with the signal ϕS in the first to tenth embodiments. Moreover, the MOS transistor T1 can be turned on and off without being affected by the MOS transistor T2 that is connected in series with the drain of the MOS transistor T1.

Moreover, since the MOS transistor T1 can be turned on and off without being affected by the MOS transistor T2, there is no need to provide a separate power source for feeding the signal ϕS . Furthermore, these circuit configurations permit the MOS transistor T1 to be formed as an enhancement-mode MOS transistor like all the other MOS transistors, and thus allow the MOS transistor T1 to be produced together with the other MOS transistors in a single step. This helps simplify the manufacturing process as compared with the circuit configurations described above in which only the first MOS transistor is a depletion-mode MOS transistor.

Eleventh Embodiment

Next, an eleventh embodiment of the invention will be described with reference to the drawings. Fig. 33 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 15 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 33, in this embodiment, the MOS transistors T3, T4, T7, and T8 and the capacitor C1 that constitute an output block of the pixel are configured in the same manner as in the pixel shown in Fig. 15. In this pixel configured as shown in Fig. 33, a direct-current voltage VPS is applied to the anode of the photodiode PD, and the signal ϕ_{VPD} is applied to the drain of the MOS transistor T2, whose source is connected to the gate of the MOS transistor T3. In addition, a first MOS transistor T1 is provided that has its drain connected to the source of the MOS transistor T2 and has its source connected to the cathode of the photodiode PD. Moreover, a signal ϕ_{VPG} is fed to the gate of the MOS transistor T2, and a signal ϕ_S is fed to the gate of the MOS transistor T1.

(1) Mode in which the output signal is produced by converting the photoelectric current natural-logarithmically

Here, a first voltage is used to permit the MOS transistor T2 to operate in a subthreshold region, and a second voltage that is approximately equal to the direct-current voltage VPS is used to permit pixel-to-pixel variations in the threshold level

of the MOS transistor T2 to be detected.

(1-a) Image Sensing

The signal ϕ_{VPD} is made equal to the first voltage to permit the MOS transistor T2 to operate in a subthreshold region, and the signal ϕ_S fed to the gate of the MOS transistor T1 is turned to a high level to turn on this MOS transistor T1. In this state, when light enters the photodiode PD, a photoelectric current is generated therein, and thus, due to the subthreshold characteristics of a MOS transistor, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the source of the MOS transistor T2 and at the gate of the MOS transistor T3. Here, since a negative photoelectric charge is generated in the photodiode PD and flows into the MOS transistor T2 via the source thereof, the more intense the incident light, the lower the source voltage of the MOS transistor T2 becomes.

When a voltage obtained by converting the photoelectric current natural-logarithmically appears at the gate of the MOS transistor T3 in this way, first, a high level is fed as the signal ϕ_{VRS2} to the gate of the MOS transistor T8 to turn on this MOS transistor T8 so as to reset the voltage at the capacitor C1, and thus at the node "a". At this time, the voltage at the node "a" is reset to a voltage lower than the surface potential that is determined by the gate voltage of the MOS transistor T3 in order to allow the MOS transistor T3 to operate. Next, the signal ϕ_{VRS2} is turned to a low level to turn off the MOS transistor T8, and then the signal ϕ_V is turned to a high level to turn on the MOS transistor T4.

Here, as a result of the MOS transistor T8 resetting the voltage at the node

"a", the MOS transistor T3 operates in such a way that a voltage obtained by sampling the surface potential that is determined by the gate voltage of the MOS transistor T3 is fed to the gate of the MOS transistor T7. Accordingly, the voltage at the gate of the MOS transistor T7 has the value that is proportional to the logarithm of the amount of incident light, and thus, when the MOS transistor T4 is turned on, a current having the value obtained by converting the photoelectric current natural-logarithmically flows through the MOS transistors T7 and T4 to the output signal line 6. In this way, a signal (output current) proportional to the logarithm of the amount of incident light is read, and thereafter the MOS transistor T4 is turned off.

(1-b) Sensitivity Variation Detection

Fig. 34 shows a timing chart of the relevant signals as observed when variations in sensitivity among the individual pixels are detected. As described above, by feeding the pulse signal ϕ_{VRS2} to the MOS transistor T8, the voltage at the node "a" is reset, and then, by feeding the pulse signal ϕ_V to the gate of the MOS transistor T4, an output signal is read. Thereafter, first, the signal ϕ_S is turned to a low level to turn off the MOS transistor T1. Then, the signal ϕ_{VPD} is made equal to the second voltage to accumulate a negative electric charge between the drain and the source of the MOS transistor T2.

Next, when the signal ϕ_{VPD} is turned back to the first voltage, part of the accumulated negative electric charge flows into the signal line of the signal ϕ_{VPD} , and the rest of the negative electric charge remains at the source of the MOS transistor T2. Here, the amount of negative electric charge that remains depends

on the threshold voltage between the gate and the source. After the negative electric charge has been accumulated at the source of the MOS transistor T2 in this way, the pulse signal ϕ_{VRS2} is fed to the gate of the MOS transistor T8 to reset the voltage at the node "a", and then the pulse signal ϕ_V is fed to the gate of the MOS transistor T4 to read an output signal.

The output signal thus read has a value corresponding to the threshold voltage of the MOS transistor T2, and therefore, on the basis of this signal, it is possible to detect variations in sensitivity among the individual pixels. Lastly, in preparation for image sensing, the signal ϕ_S is turned to a high level to turn on the MOS transistor T1. The signal thus obtained as a result of sensitivity variation detection is stored as compensation data in a memory such as a line memory so that, for each pixel, the output signal obtained therefrom in actual image sensing is compensated on the basis of this compensation data. This makes it possible to remove, from the output signal, components resulting from variations among the pixels. This compensation may be realized by providing memories, such as line memories, within the pixels.

(2) Mode in which the output signal is produced by converting the photoelectric current linearly

In this mode, the voltage of the signal ϕ_{VPD} is kept at a third voltage that is equal to the operation point of the MOS transistor T3 (this voltage may be equal to the first voltage mentioned previously provided that the circuit configuration is so optimized as to ensure proper operation of the MOS transistor T3). Moreover, in this mode, the signal ϕ_S is kept at a high level all the time, and thus the MOS

transistor T1, which receives the signal ϕS at its gate, is kept on all the time. As a result, in this circuit configuration, the MOS transistor T2 corresponds to the resetting MOS transistor T102 shown in Fig. 96, and the MOS transistor T3 corresponds to the signal-amplification MOS transistor T101 shown in Fig. 96.

5

(2-a) Image Sensing

First, the signal ϕVPG is turned to a low level to turn off the resetting MOS transistor T2. In this state, in which the resetting MOS transistor T2 is off, when a photoelectric current is generated in the photodiode PD, the gate voltage of the MOS transistor T3 changes. Specifically, a negative photoelectric charge is fed from the photodiode PD to the gate of the MOS transistor T3, and thus the gate voltage of the MOS transistor T3 has the value obtained by converting the photoelectric current linearly. Here, since the negative photoelectric charge generated in the photodiode PD flows into the MOS transistor T3 via the gate thereof, the more intense the incident light, the lower the gate voltage of the MOS transistor T3 becomes.

When a voltage obtained by converting the photoelectric current linearly appears at the gate of the MOS transistor T3 in this way, first, a high level is fed as the signal $\phi VRS2$ to the gate of the MOS transistor T8 to turn on this MOS transistor T8 so as to reset the voltage at the capacitor C1, and thus at the node "a". At this time, the voltage at the node "a" is reset to a voltage lower than the surface potential that is determined by the gate voltage of the MOS transistor T3 in order to allow the MOS transistor T3 to operate. Next, the signal $\phi VRS2$ is turned to a low level to turn off the MOS transistor T8, and then the signal ϕV is turned to a high

level to turn on the MOS transistor T4.

Here, as a result of the MOS transistor T8 resetting the voltage at the node "a", the MOS transistor T3 operates in such a way that a voltage obtained by sampling the surface potential that is determined by the gate voltage of the MOS transistor T3 is fed to the gate of the MOS transistor T7. Accordingly, the voltage at the gate of the MOS transistor T7 has the value that is proportional to the integral of the amount of incident light, and thus, when the MOS transistor T4 is turned on, a current having the value obtained by converting the photoelectric current linearly flows through the MOS transistors T7 and T4 to the output signal line 6. In this way, a signal (output current) proportional to the amount of incident light is read, and thereafter the MOS transistor T4 is turned off.

(2-b) Resetting

Fig. 35 shows a timing chart of the relevant signals as observed when each pixel is reset. As described above, by feeding the pulse signal $\phi VRS2$ to the MOS transistor T8, the voltage at the node "a" is reset, and then, by feeding the pulse signal ϕV to the gate of the MOS transistor T4, an output signal is read. Thereafter, first, the signal ϕVPG is turned to a high level to turn on the MOS transistor T2. When the MOS transistor T2 is turned on in this way, the third voltage is fed to the gate of the MOS transistor T3, and thereby the gate voltage of the MOS transistor T3 is reset. Then, the signal ϕVPG is turned back to a low level to turn off the MOS transistor T2.

Next, the pulse signal $\phi VRS2$ is fed to the gate of the MOS transistor T8 to reset the voltage at the node "a", and then the pulse signal ϕV is fed to the gate of

the MOS transistor T4 to read an output signal. The output signal thus read has a value corresponding to the gate voltage of the MOS transistor T3, and is thus read as an output signal obtained during initialization. After this output signal has been read, image sensing as described previously is restarted.

5 The signal thus obtained during initialization is stored as compensation data in a memory such as a line memory so that, for each pixel, the output signal obtained therefrom in actual image sensing is compensated on the basis of this compensation data. This makes it possible to remove, from the output signal, components resulting from variations among the pixels. This compensation may
10 be realized by providing memories, such as line memories, within the pixels. Here, the circuit may be so configured that, as in the sixth embodiment (Fig. 17), a pulse signal (for example, ϕ_{VPDA}) is fed to the drain of the MOS transistor T3 to permit this MOS transistor T3 to reset the voltage at the node "a" in response to that signal ϕ_{VPDA} . This makes it possible to omit the MOS transistor T8 from the
15 pixel configured as shown in Fig. 33.

Twelfth Embodiment

Next, a twelfth embodiment of the invention will be described with reference to the drawings. Fig. 36 is a circuit diagram showing the configuration
20 of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 33 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 36, in this embodiment, P-type MOS transistors T53 and

T58 are used in place of the MOS transistors T3 and T8 used in the pixel shown in Fig. 33. The direct-current voltage VPS is applied to the drain of the MOS transistor T53, and the direct-current voltage VPD is applied to one end of the capacitor C1, of which the other end is connected to the source of the MOS transistor T53. Moreover, the direct-current voltage VRB2 is applied to the drain of the MOS transistor T58, of which the source is connected to the gate of the MOS transistor T7. In other respects, each pixel of this embodiment is configured in the same manner as the pixel shown in Fig. 33. Here, the direct-current voltage VRB2 applied to the source of the MOS transistor T58 is higher than the direct-current voltage VPS.

(1) Mode in which the output signal is produced by converting the photoelectric current natural-logarithmically

Here, as in the eleventh embodiment, a first voltage is used to permit the MOS transistor T2 to operate in a subthreshold region, and a second voltage that is approximately equal to the direct-current voltage VPS is used to permit pixel-to-pixel variations in the threshold level of the MOS transistor T2 to be detected.

(1-a) Image Sensing

The signal ϕ VPD is made equal to the first voltage to permit the MOS transistor T2 to operate in a subthreshold region, and the signal ϕ S fed to the gate of the MOS transistor T1 is turned to a high level to turn on this MOS transistor T1. Here, it is assumed that the voltage at the capacitor C1, and thus at the node "a", has already been reset by the MOS transistor T58. In this state, when light enters

the photodiode PD, a photoelectric current is generated therein, and thus, due to the subthreshold characteristics of a MOS transistor, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the source of the MOS transistor T2 and at the gate of the MOS transistor T53.

- 5 Here, since a negative photoelectric charge is generated in the photodiode PD and flows into the MOS transistor T2 via the source thereof, the more intense the incident light, the lower the source voltage of the MOS transistor T2 becomes.

When a voltage obtained by converting the photoelectric current natural-logarithmically appears at the gate of the MOS transistor T53 in this way, now that
10 the voltage at the node "a" has already been reset to a voltage higher than the surface potential that is determined by the gate voltage of the MOS transistor T53, a positive electric charge flows from the capacitor C1 through the MOS transistor 52. Here, the amount of positive electric charge flowing from the capacitor C1 depends on the gate voltage of the MOS transistor T53. Accordingly, the more intense the
15 incident light, and thus the lower the source voltage of the MOS transistor T2, the larger the amount of positive electric charge flowing from the capacitor C1.

The positive electric charge flowing from the capacitor C1 in this way causes the voltage at the node "a" to have the value obtained by converting the integral of the amount of incident light natural-logarithmically. Then, when the pulse signal
20 ϕV is fed to the MOS transistor T4 to turn it on, a current having the value obtained by converting the integral of the photoelectric current natural-logarithmically flows through the MOS transistors T7 and T4 to the output signal line 6. In this way, a signal (output current) proportional to the logarithm of the amount of incident light is read, and thereafter the MOS transistor T4 is turned off.

(1-b) Sensitivity Variation Detection

Fig. 37 shows a timing chart of the relevant signals as observed when variations in sensitivity among the individual pixels are detected. As described above, by feeding the pulse signal ϕV to the gate of the MOS transistor T4, an output signal is read. Thereafter, as in the eleventh embodiment (Fig. 34), first, the signal ϕS is turned to a low level to turn off the MOS transistor T1. Then, the signal ϕVPD is made equal to the second voltage to accumulate a negative electric charge between the drain and the source of the MOS transistor T2.

Next, when the signal ϕVPD is turned back to the first voltage, part of the accumulated negative electric charge flows into the signal line of the signal ϕVPD , and the rest of the negative electric charge remains at the source of the MOS transistor T2. Here, the amount of negative electric charge that remains depends on the threshold voltage between the gate and the source. After the negative electric charge has been accumulated at the source of the MOS transistor T2 in this way, the pulse signal $\phi VRS2$ is fed to the gate of the MOS transistor T58 to reset the voltage at the node "a", and then the pulse signal ϕV is fed to the gate of the MOS transistor T4 to read an output signal. Here, the pulse signal $\phi VRS2$ fed to the gate of the MOS transistor T58 is a low-level pulse signal.

The output signal thus read has a value corresponding to the threshold voltage of the MOS transistor T2, and therefore, on the basis of this signal, it is possible to detect variations in sensitivity among the individual pixels. Lastly, in preparation for image sensing, the signal ϕS is turned to a high level to turn on the

MOS transistor T1, and then the pulse signal ϕ_{VRS2} is fed to the gate of the MOS transistor T58 to reset the voltage at the node "a". The signal thus obtained as a result of sensitivity variation detection is stored as compensation data in a memory such as a line memory so that, for each pixel, the output signal obtained therefrom
5 in actual image sensing is compensated on the basis of this compensation data. This makes it possible to remove, from the output signal, components resulting from variations among the pixels. This compensation may be realized by providing memories, such as line memories, within the pixels.

10 (2) Mode in which the output signal is produced by converting the photoelectric current linearly

In this mode, as in the eleventh embodiment, the voltage of the signal ϕ_{VPD} is kept at a third voltage that is equal to the operation point of the MOS transistor T53. Moreover, in this mode, the signal ϕ_S is kept at a high level all the time, and
15 thus the MOS transistor T1, which receives the signal ϕ_S at its gate, is kept on all the time. As a result, in this circuit configuration, the MOS transistor T2 corresponds to the resetting MOS transistor T102 shown in Fig. 96, and the MOS transistor T53 corresponds to the signal-amplification MOS transistor T101 shown in Fig. 96.

20 (2-a) Image Sensing

First, as in the eleventh embodiment, the signal ϕ_{VPG} is turned to a low level to turn off the resetting MOS transistor T2. Here, it is assumed that the voltage at the capacitor C1, and thus at the node "a", has already been reset by the

MOS transistor T58. In this state, in which the resetting MOS transistor T2 is off, when a photoelectric current is generated in the photodiode PD, the gate voltage of the MOS transistor T53 changes. Specifically, a negative photoelectric charge is fed from the photodiode PD to the gate of the MOS transistor T53, and thus the gate voltage of the MOS transistor T53 has the value obtained by converting the photoelectric current linearly. Here, since the negative photoelectric charge generated in the photodiode PD flows into the MOS transistor T53 via the gate thereof, the more intense the incident light, the lower the gate voltage of the MOS transistor T53 becomes.

When a voltage obtained by converting the photoelectric current linearly appears at the gate of the MOS transistor T53 in this way, now that the voltage at the node "a" has already been reset to a voltage higher than the surface potential that is determined by the gate voltage of the MOS transistor T53, a positive electric charge flows from the capacitor C1 through the MOS transistor T53. Here, the amount of positive electric charge flowing from the capacitor C1 depends on the gate voltage of the MOS transistor T53. Accordingly, the more intense the incident light, and thus the lower the gate voltage of the MOS transistor T53, the larger the amount of positive electric charge flowing from the capacitor C1.

The positive electric charge flowing from the capacitor C1 in this way causes the voltage at the node "a" to have the value that is proportional to the integral of the amount of incident light. Then, when the pulse signal ϕV is fed to the MOS transistor T4 to turn it on, a current having the value obtained by converting the integral of the photoelectric current linearly flows through the MOS transistors T7 and T4 to the output signal line 6. In this way, a signal (output current)

proportional to the integral of the amount of incident light is read, and thereafter the MOS transistor T4 is turned off.

(2-b) Resetting

Fig. 38 shows a timing chart of the relevant signals as observed when each pixel is reset. As described above, by feeding the pulse signal ϕV to the gate of the MOS transistor T4, an output signal is read. Thereafter, first, the signal ϕVPG is turned to a high level to turn on the MOS transistor T2. When the MOS transistor T2 is turned on in this way, the third voltage is fed to the gate of the MOS transistor T53, and thereby the gate voltage of the MOS transistor T53 is reset. Then, the signal ϕVPG is turned back to a low level to turn off the MOS transistor T2.

Next, the pulse signal $\phi VRS2$ is fed to the gate of the MOS transistor T58 to reset the voltage at the node "a", and then the pulse signal ϕV is fed to the gate of the MOS transistor T4 to read an output signal. The output signal thus read has a value corresponding to the gate voltage of the MOS transistor T53, and is thus read as an output signal obtained during initialization. After this output signal has been read, the pulse signal $\phi VRS2$ is fed again to the gate of the MOS transistor T58 to reset the voltage at the node "a", and then image sensing as described previously is restarted. Here, the pulse signal $\phi VRS2$ is a low-level pulse signal.

The signal thus obtained during initialization is stored as compensation data in a memory such as a line memory so that, for each pixel, the output signal obtained therefrom in actual image sensing is compensated on the basis of this compensation data. This makes it possible to remove, from the output signal, components resulting from variations among the pixels. This compensation may

be realized by providing memories, such as line memories, within the pixels. Here, the circuit may be so configured that, as in the sixth embodiment (Fig. 17), a pulse signal (for example, ϕVPS) is fed to the drain of the MOS transistor T53 to permit this MOS transistor T53 to reset the voltage at the node "a" in response to that signal ϕVPS . This makes it possible to omit the MOS transistor T58 from the pixel configured as shown in Fig. 36. In that case, the pulse signal ϕVPS fed to the drain of the MOS transistor T53 needs to be fed by way of a power line separate from that by way of which the direct-current voltage VPS is applied to the anode of the photodiode PD.

Thirteenth Embodiment

Next, a thirteenth embodiment of the invention will be described with reference to the drawings. Fig. 39 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 33 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 39, in this embodiment, the direct-current voltage VPD is applied to the drain of the MOS transistor T3, and the capacitor C1 and the MOS transistors T7 and T8 are omitted. In other respects, the pixel of this embodiment is configured in the same manner as in the eleventh embodiment (Fig. 33).

(1) Mode in which the output signal is produced by converting the photoelectric current natural-logarithmically

Here, as in the eleventh embodiment, a first voltage is used to permit the MOS transistor T2 to operate in a subthreshold region, and a second voltage that is approximately equal to the direct-current voltage VPS is used to permit pixel-to-pixel variations in the threshold level of the MOS transistor T2 to be detected.

5

(1-a) Image Sensing

A signal ϕ_{VPD} is made equal to the first voltage to permit the MOS transistor T2 to operate in a subthreshold region, and a signal ϕ_S fed to the gate of the MOS transistor T1 is turned to a high level to turn on this MOS transistor T1. In this state, when light enters the photodiode PD, a photoelectric current is generated therein, and thus, due to the subthreshold characteristics of a MOS transistor, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the source of the MOS transistor T2 and at the gate of the MOS transistor T3. Here, since a negative photoelectric charge is generated in the photodiode PD and flows into the MOS transistor T2 via the source thereof, the more intense the incident light, the lower the source voltage of the MOS transistor T2 becomes.

When a voltage obtained by converting the photoelectric current natural-logarithmically appears at the gate of the MOS transistor T3 in this way, the pulse signal ϕ_V is fed to the MOS transistor T4 to turn it on, so that a current having the value obtained by converting the photoelectric current natural-logarithmically flows through the MOS transistors T3 and T4 to the output signal line 6. In this way, a signal (output current) proportional to the logarithm of the amount of incident light is read, and thereafter the MOS transistor T4 is turned off.

(1-b) Sensitivity Variation Detection

Fig. 40 shows a timing chart of the relevant signals as observed when variations in sensitivity among the individual pixels are detected. As described above, by feeding the pulse signal ϕV to the gate of the MOS transistor T4, an output signal is read. Thereafter, as in the eleventh embodiment (Fig. 34), first, the signal ϕS is turned to a low level to turn off the MOS transistor T1. Then, the signal ϕVPD is made equal to the second voltage to accumulate a negative electric charge between the drain and the source of the MOS transistor T2.

Next, when the signal ϕVPD is turned back to the first voltage, part of the accumulated negative electric charge flows into the signal line of the signal ϕVPD , and the rest of the negative electric charge remains at the source of the MOS transistor T2. Here, the amount of negative electric charge that remains depends on the threshold voltage between the gate and the source. After the negative electric charge has been accumulated at the source of the MOS transistor T2 in this way, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to read an output signal.

The output signal thus read has a value corresponding to the threshold voltage of the MOS transistor T2, and therefore, on the basis of this signal, it is possible to detect variations in sensitivity among the individual pixels. Lastly, in preparation for image sensing, the signal ϕS is turned to a high level to turn on the MOS transistor T1. The signal thus obtained as a result of sensitivity variation detection is stored as compensation data in a memory such as a line memory so that, for each pixel, the output signal obtained therefrom in actual image sensing is

compensated on the basis of this compensation data. This makes it possible to remove, from the output signal, components resulting from variations among the pixels. This compensation may be realized by providing memories, such as line memories, within the pixels.

5

(2) Mode in which the output signal is produced by converting the photoelectric current linearly

In this mode, as in the eleventh embodiment, the voltage of the signal ϕ_{VPD} is kept at a third voltage that is equal to the operation point of the MOS transistor

10 T3. Moreover, in this mode, the signal ϕ_S is kept at a high level all the time, and thus the MOS transistor T1, which receives the signal ϕ_S at its gate, is kept on all the time. As a result, in this circuit configuration, the MOS transistor T2 corresponds to the resetting MOS transistor T102 shown in Fig. 96, and the MOS transistor T3 corresponds to the signal-amplification MOS transistor T101 shown
15 in Fig. 96.

(2-a) Image Sensing

First, as in the eleventh embodiment, a signal ϕ_{VPG} is turned to a low level to turn off the resetting MOS transistor T2. In this state, in which the resetting
20 MOS transistor T2 is off, when a photoelectric current is generated in the photodiode PD, the gate voltage of the MOS transistor T3 changes. Specifically, a negative photoelectric charge is fed from the photodiode PD to the gate of the MOS transistor T3, and thus the gate voltage of the MOS transistor T3 has the value obtained by converting the photoelectric current linearly. Here, since the negative

photoelectric charge generated in the photodiode PD flows into the MOS transistor T3 via the gate thereof, the more intense the incident light, the lower the gate voltage of the MOS transistor T3 becomes.

When a voltage obtained by converting the photoelectric current linearly
5 appears at the gate of the MOS transistor T3 in this way, the pulse signal ϕV is fed to the MOS transistor T4 to turn it on. As a result, a current having the value obtained by converting the integral of the photoelectric current linearly flows through the MOS transistors T3 and T4 to the output signal line 6. In this way, a signal (output current) proportional to the integral of the amount of incident light is
10 read, and thereafter the MOS transistor T4 is turned off.

(2-b) Resetting

Fig. 41 shows a timing chart of the relevant signals as observed when each pixel is reset. As described above, by feeding the pulse signal ϕV to the gate of the
15 MOS transistor T4, an output signal is read. Thereafter, first, the signal ϕVPG is turned to a high level to turn on the MOS transistor T2. When the MOS transistor T2 is turned on in this way, the third voltage is fed to the gate of the MOS transistor T3, and thereby the gate voltage of the MOS transistor T3 is reset. Then, the signal ϕVPG is turned back to a low level to turn off the MOS transistor T2.

20 Next, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to read an output signal. The output signal thus read has a value corresponding to the gate voltage of the MOS transistor T3, and is thus read as an output signal obtained during initialization. After this output signal has been read, image sensing as described previously is restarted. The signal thus obtained during initialization is

stored as compensation data in a memory such as a line memory so that, for each pixel, the output signal obtained therefrom in actual image sensing is compensated on the basis of this compensation data. This makes it possible to remove, from the output signal, components resulting from variations among the pixels. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

Third Example of the pixel Configuration

Fig. 42 schematically shows the configuration of part of a two-dimensional MOS-type solid-state image-sensing device embodying the invention. In this figure, reference symbols G11 to Gmn represent pixels that are arranged in a two-dimensional array (in a matrix). Reference numeral 2 represents a vertical scanning circuit, which scans lines (rows) 4-1, 4-2, . . . , 4-n sequentially. Reference numeral 3 represents a horizontal scanning circuit, which reads out, sequentially pixel by pixel in a horizontal direction, the signals fed from the individual pixels to output signal lines 6-1, 6-2, . . . , 6-m as a result of photoelectric conversion performed in those pixels. Reference numeral 5 represents a power line. Reference numerals 12-1, 12-2, . . . , 12-m represent constant-current sources that are provided one for each column so as to feed currents by way of current-feed lines 11-1, 11-2, . . . , 11-m to the pixels G11 to G1n, G21 to G2n, . . . , Gm1 to Gmn, respectively. Reference numerals 10-1, 10-2, . . . , 10-n represent lines that are provided one for each row and connected to the pixels G11 to Gm1, G12 to Gm2, . . . , G1n to Gmn, respectively, so as to feed a signal ϕ_{VPS} thereto. The

individual pixels are connected not only to the lines 4-1, 4-2, . . . , 4-n, to the lines 10-1, 10-2, . . . , 10-n, to the output signal lines 6-1, 6-2, . . . , 6-m, to the current-feed lines 11-1, 11-2, . . . , 11-m, and to the power line 5 mentioned above, but also to other lines (for example clock lines and bias supply lines). These other lines, however, are omitted in Fig. 42.

As shown in Fig. 42, for each of the output signal lines 6-1, 6-2, . . . , 6-m, one N-channel MOS transistor Q2 is provided. Here, a description will be given only with respect to the output signal line 6-1 as their representative. The MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final destination line, and has its gate connected to the horizontal scanning circuit 3. As will be described later, within each pixel, another N-channel MOS transistor (a fourth MOS transistor) T4 functioning as a switch is provided. Whereas this MOS transistor T4 serves to select a row, the MOS transistor Q2 serves to select a column.

Fourteenth Embodiment

Now, a fourteenth embodiment of the invention, which is applicable to each pixel of the third example of the pixel configuration shown in Fig. 42, will be described with reference to the drawings. Fig. 43 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 10 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 43, according to the circuit configuration of this

embodiment, as compared with the pixel of the fourth embodiment (Fig. 10), the MOS transistor T1 is omitted, and a MOS transistor T9 is added that has its source connected to the gate and drain of the MOS transistor T2. Moreover, the signal ϕ_{VPS} is fed to the source of the MOS transistor T2 by way of a line 10 (this line 10 corresponds to the lines 10-1, 10-2, . . . , 10-n shown in Fig. 42). Furthermore, the MOS transistor T9 has its drain connected by way of a current-feed line 11 (this current-feed line 11 corresponds to the current-feed lines 11-1, 11-2, . . . , 11-m shown in Fig. 42) to a constant-current source 12 (this constant-current source 12 corresponds to the constant-current sources 12-1, 12-2, . . . , 12-m shown in Fig. 42), and receives a signal ϕ_{SW1} at its gate.

In this embodiment, the signal ϕ_{VPS} is a binary signal that takes one of two predetermined levels at a time. Here, one of those predetermined levels is a voltage (referred to as the "first voltage") that is close to the direct-current voltage VPS and that permits the MOS transistor T2 to operate in a subthreshold region, and the other (referred to as the "second voltage") is a voltage that permits a current to be fed from the constant-current source 12 to the MOS transistor T2.

(1) How to convert the light incident on the individual pixels into an electric signal

First, the signal ϕ_{SW1} is turned to a low level to turn off the transistor T9 so that no current is fed from the constant-current source 12 to the MOS transistor T2. In addition, the signal ϕ_{VPS} is turned to the first voltage so that the MOS transistor T2 operates in a subthreshold region. In this state, when light enters the photodiode PD, a photoelectric current is generated therein, and, due to the

subthreshold characteristics of MOS transistors, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the gates of the MOS transistors T2 and T3. This voltage causes a current to flow through the MOS transistor T3, and, as a result, an electric charge that is equivalent
5 to the value obtained by converting the integral of the photoelectric current natural-logarithmically is accumulated in the capacitor C1. That is, a voltage proportional to the value obtained by converting the integral of the photoelectric current natural-logarithmically appears at the node "a" between the capacitor C1 and the source of the MOS transistor T3. Here, the MOS transistor T4 remains off.

10 Next, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4. This causes the electric charge accumulated in the capacitor C1 to be fed as the output current to the output signal line 6. This current thus fed to the output signal line 6 has the value obtained by converting the integral of the photoelectric current natural-logarithmically. In this way, it is
15 possible to read a signal (output current) that is proportional to the logarithm of the amount of incident light. After this signal has been read, the MOS transistor T4 is turned off.

(2) How to reset the individual pixels

20 Now, how resetting is achieved in the pixel having the circuit configuration shown in Fig. 43 will be described with reference to the drawings. Fig. 44 is a timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting.

After the output signal has been output as a result of the pulse signal ϕV

being fed to the gate of the MOS transistor T4 as described under (1) above, first, the signal ϕ_{SW1} is turned to a high level to turn on the MOS transistor T9, and in addition the signal ϕ_{VPS} is turned to the second voltage. This causes a current to flow from the constant-current source 12 to the MOS transistor T2. Here, the current flowing out of the constant-current source 12 is sufficiently high relative to the photoelectric current output from the photodiode PD, and therefore the drain current of the MOS transistor T2 is approximately equal to the current fed from the constant-current source 12. At this time, the voltage of the signal ϕ_D is at a high level (a potential equal to or close to the direct-current voltage VPD). Thereafter, the signal ϕ_D is turned to a low level so that the electric charge accumulated in the capacitor C1 is discharged therefrom through the MOS transistor T3 to the signal line of the signal ϕ_D and thereby the potential at the capacitor C1, and thus at the node "a", is initialized. Then, the signal ϕ_D is turned back to a high level.

While the signal ϕ_{SW1} is kept at a high level and the signal ϕ_{VPS} is kept at the second voltage in this way, a constant current flows from the constant-current source 12 through the MOS transistor T9 to the MOS transistor T2. Thus, the source-gate voltage of the MOS transistor T2 is determined by the drain current of the MOS transistor T2, and is thereby initialized. After the gate voltage of the MOS transistor T2 has been reset to its initial level in this way, the pulse signal ϕ_V is fed to the gate of the MOS transistor T4 so that the signal (output current) obtained on resetting is fed to the output signal line 6.

After the signal obtained on resetting has been read in this way, the signal ϕ_{SW1} is turned to a low level to turn off the MOS transistor T9, and in addition

the signal ϕ_{VPS} is turned to the first voltage. Thereafter, the signal ϕ_D is turned to a low level so that the electric charge accumulated in the capacitor C1 is discharged therefrom through the MOS transistor T3 to the signal line of the signal ϕ_D and thereby the potential at the capacitor C1, and thus at the node "a", is initialized.

- 5 Then, the signal ϕ_D is turned back to a high level to make the pixel ready for the next round of image sensing.

The individual MOS transistors of each pixel are made to operate as described above so that the signal obtained on resetting the gate voltage of the MOS transistor T2 is fed to the output signal line 6. In this way, the signal obtained on
10 resetting is output serially, from one pixel after another, to the succeeding circuit so as to be stored as pixel-by-pixel compensation data in a memory provided therein. Then, by correcting pixel by pixel the output signal obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from
15 the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

In this embodiment, to ensure correct reading of the output signal by the succeeding stage, the potential of the signal (ϕ_{VPS}) fed to the source of the MOS
20 transistor T2 is changed between during reset periods and during logarithmic conversion periods. However, the signal ϕ_{VPS} may be given a fixed level as long as the design of the succeeding stage is optimized so that the potential at the node "a" remains within a predetermined voltage range throughout reset and logarithmic conversion periods. This applies also to the fifteenth to eighteenth embodiments

described hereafter

Fourth Example of the pixel Configuration

Fig. 45 schematically shows the configuration of part of another two-dimensional MOS-type solid-state image-sensing device embodying the invention. In this figure, reference symbols G11 to Gmn represent pixels that are arranged in a two-dimensional array (in a matrix). Reference numeral 2 represents a vertical scanning circuit, which scans lines (rows) 4-1, 4-2, . . . , 4-n sequentially. Reference numeral 3 represents a horizontal scanning circuit, which reads out, sequentially pixel by pixel in a horizontal direction, the signals fed from the individual pixels to output signal lines 6-1, 6-2, . . . , 6-m as a result of photoelectric conversion performed in those pixels. Reference numeral 5 represents a power line. Reference numerals 12-1, 12-2, . . . , 12-m represent constant-current sources that are provided one for each column so as to feed currents by way of current-feed lines 11-1, 11-2, . . . , 11-m to the pixels G11 to G1n, G21 to G2n, . . . , Gm1 to Gmn, respectively. Reference numerals 10-1, 10-2, . . . , 10-n represent lines that are provided one for each row and connected to the pixels G11 to Gm1, G12 to Gm2, . . . , G1n to Gmn, respectively, so as to feed a signal ϕ VPS thereto. The individual pixels are connected not only to the lines 4-1, 4-2, . . . , 4-n, to the lines 10-1, 10-2, . . . , 10-n, to the output signal lines 6-1, 6-2, . . . , 6-m, to the current-feed lines 11-1, 11-2, . . . , 11-m, and to the power line 5 mentioned above, but also to other lines (for example clock lines and bias supply lines). These other lines, however, are omitted in Fig. 45.

As shown in Fig. 45, for each of the output signal lines 6-1, 6-2, . . . , 6-m, a

pair of N-channel MOS transistors Q1 and Q2 is provided. Here, a description will be given only with respect to the output signal line 6-1 as their representative. The MOS transistor Q1 has its gate connected to a direct-current voltage line 7, has its drain connected to the output signal line 6-1, and has its source connected to a direct-current voltage VPSA line 8. On the other hand, the MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final destination line, and has its gate connected to the horizontal scanning circuit 3. These MOS transistors Q1 and Q2 are used for the same purposes as the MOS transistors Q1 and Q2 in the second example of the pixel configuration.

Fifteenth Embodiment

Next, a fifteenth embodiment of the invention, which is applicable to each pixel of the fourth example of the pixel configuration shown in Fig. 45, will be described with reference to the drawings. Fig. 46 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixels shown in Figs. 15 and 43 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 46, in this embodiment, as compared with the pixel shown in Fig. 43, there are provided additionally a MOS transistor T7 having its gate connected to the node "a" for performing current amplification in accordance with the voltage at the node "a", a MOS transistor T4 having its drain connected to the

source of the MOS transistor T7 for row selection, a capacitor C1 having one end connected to the node "a", and an eighth MOS transistor T8 having its drain connected to the node "a" for initializing the potential at the capacitor C1, and thus at the node "a". That is, the circuit configuration of this embodiment is to that of the fourteenth embodiment what the circuit configuration of the fifth embodiment (Fig. 15) is to that of the first embodiment (Fig. 3). Now, the operation of this pixel configured as described above will be described.

(1) How to convert the light incident on the individual pixels into an electric signal

First, a description will be given of the operation performed when the signal ϕ_{SW1} is turned to a low level to turn off the MOS transistor T9 and the signal ϕ_{VPS} is turned to the first voltage so that the MOS transistors T2 and T3 are so biased as to operate in a subthreshold region. At this time, the MOS transistor T9 is off, and therefore, as in the fourteenth embodiment, no current flows from the constant-current source 12 to the MOS transistor T2.

In this state, when light enters the photodiode PD, a photoelectric current is generated therein, and, due to the subthreshold characteristics of MOS transistors, a voltage having the value obtained by converting the photoelectric current natural-logarithmically appears at the gates of the MOS transistors T2 and T3. This voltage causes a current to flow through the MOS transistor T3, and, as a result, an electric charge that is equivalent to the value obtained by converting the integral of the photoelectric current natural-logarithmically is accumulated in the capacitor C1. That is, a voltage proportional to the value obtained by converting the integral of

the photoelectric current natural-logarithmically appears at the node "a" between the capacitor C1 and the source of the MOS transistor T3. Here, the MOS transistors T4 and T8 remain off.

Next, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4. This causes a current proportional to the voltage applied to the gate of the MOS transistor T7 to be fed through the MOS transistors T4 and T7 to the output signal line 6. Here, since the voltage applied to the gate of the MOS transistor T4 is equal to the voltage at the node "a", the current fed to the output signal line 6 has the value obtained by converting the integral of the photoelectric current natural-logarithmically. In this way, it is possible to read a signal (output current) that is proportional to the logarithm of the amount of incident light.

(2) How to reset the individual pixels

Now, how resetting is achieved in the pixel having the circuit configuration shown in Fig. 46 will be described with reference to the drawings. Fig. 47 is a timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting.

After the output signal has been output as a result of the pulse signal ϕV being fed to the gate of the MOS transistor T4 as described under (1) above, first, the signal $\phi SW1$ is turned to a high level to turn on the MOS transistor T9, and in addition the signal ϕVPS is turned to the second voltage. This causes a current to flow from the constant-current source 12 to the MOS transistor T2. At this time, a constant current flows from the constant-current source 12 through the MOS

transistor T9 to the MOS transistor T2. Thus, the source-gate voltage of the MOS transistor T2 is determined by the drain current of the MOS transistor T2, and is thereby reset to its initial level.

While the gate voltage of the MOS transistor T2 is being reset to its initial
5 level in this way, the pulse signal ϕVRS is fed to the gate of the MOS transistor T8 to turn on the MOS transistor T8. This causes the electric charge accumulated in the capacitor C1 to be discharged therefrom through the MOS transistor T8, and thereby causes the capacitor C1, and thus the node "a", to be reset. Subsequently, the pulse signal ϕV is fed to the gate of the MOS transistor T4 so that the signal
10 obtained on resetting the MOS transistor T2 is output to the output signal line 6. Then, the signal $\phi SW1$ is turned to a low level to turn off the MOS transistor T9, and in addition the signal ϕVPS is turned to the first voltage. Thereafter, the pulse signal ϕVRS is fed so that the potential at the capacitor C1, and thus at the node "a", is initialized. Then, the signal ϕVRS is turned back to a low level to
15 make the pixel ready for the next round of image sensing.

As in the fourteenth embodiment, the signal output to the output signal line
6 on resetting the MOS transistor T2 as described above is stored as pixel-by-pixel compensation data. Then, by correcting pixel by pixel the output signal obtained during actual image sensing with the compensation data thus stored, it is possible
20 to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

Sixteenth Embodiment

Next, a sixteenth embodiment of the invention will be described with reference to the drawings. Fig. 48 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to
5 be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixels shown in Figs. 17 and 46 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 48, in this embodiment, the initialization of the potential at the capacitor C1, and thus at the node "a", is achieved by feeding the signal ϕD to
10 the drain of the MOS transistor T3, and thus the MOS transistor T8 is omitted. In other respects, each pixel of this embodiment is configured in the same manner as in the fifteenth embodiment (Fig. 46). That is, the circuit configuration of this embodiment is to that of the fifteenth embodiment what the circuit configuration of the sixth embodiment (Fig. 17) is to that of the fifth embodiment (Fig. 15). Now,
15 the operation of this pixel configured as described above will be described.

In this embodiment, image sensing is achieved in the following manner. As in the fifteenth embodiment, first, the MOS transistor T9 is turned off so that no current flows from the constant-current source 12 to the MOS transistor T2, and the signal ϕVPS is turned to the first voltage so that the MOS transistor T2 operates
20 in a subthreshold region. In addition, the signal ϕD is turned to a high level so that an electric charge equivalent to the value obtained by natural-logarithmically converting the integral of the photoelectric current is accumulated in the capacitor C1. Then, with predetermined timing, the MOS transistor T4 is turned on so that a current proportional to the voltage applied to the gate of the MOS transistor T7 is

fed through the MOS transistors T4 and T7 to the output signal line 6.

On the other hand, resetting of the pixel is achieved by controlling the signals with the timing shown in Fig. 44 as in the fourteenth embodiment. Specifically, after the feeding of the pulse signal ϕV , first, the signal $\phi SW1$ is turned
5 to a high level and the signal ϕVPS is turned to the second voltage, and then resetting starts. Turning on the MOS transistor T9 in this way causes a constant current to flow from the constant-current source 12 to the MOS transistor T2, and thereby causes the gate voltage of the MOS transistor T2 to be reset to a predetermined initial level.

10 Meanwhile, the signal ϕD is turned to a low level to discharge the electric charge accumulated in the capacitor C1 therefrom through the MOS transistor T3 to the signal line of the signal ϕD and thereby initialize the potential at the capacitor C1, and thus at the node "a", and then the signal ϕD is turned back to a high level. Subsequently, the pulse signal ϕV is fed to the gate of the MOS
15 transistor T4 so that the signal obtained on resetting the MOS transistor T2 is output to the output signal line 6. Then, the signal $\phi SW1$ is turned to a low level and the signal ϕVPS is turned to the first voltage. Thereafter, the signal ϕD is turned to a low level to discharge the electric charge accumulated in the capacitor C1 therefrom through the MOS transistor T3 to the signal line of the signal ϕD and
20 thereby initialize the potential at the capacitor C1, and thus at the node "a". Then, the signal ϕD is turned back to a high level to make the pixel ready for the next round of image sensing.

As in the fourteenth embodiment, the signal output to the output signal line

6 on resetting the MOS transistor T2 as described above is stored as pixel-by-pixel compensation data. Then, by correcting pixel by pixel the output signal obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual
5 pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

Seventeenth Embodiment

10 Next, a seventeenth embodiment of the invention will be described with reference to the drawings. Fig. 49 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixels shown in Figs. 18 and 48 are identified with the
15 same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 49, in this embodiment, the direct-current voltage VPD is applied to the drain of the MOS transistor T3, and the capacitor C1 and the MOS transistor T7 are omitted. That is, the MOS transistor T3 has its source connected to the drain of the MOS transistor T4. In other respects, each pixel of this
20 embodiment is configured in the same manner as in the sixteenth embodiment (Fig. 48). That is, the circuit configuration of this embodiment is to that of the sixteenth embodiment what the circuit configuration of the seventh embodiment (Fig. 18) is to that of the sixth embodiment (Fig. 17). Now, the operation of this pixel configured as described above will be described.

In this embodiment, image sensing is achieved in the following manner. As in the sixteenth embodiment, first, the MOS transistor T9 is turned off so that no current flows from the constant-current source 12 to the MOS transistor T2, and the signal ϕ_{VPS} is turned to the first voltage so that the MOS transistor T2 operates
5 in a subthreshold region. Making the MOS transistor T2 operate in this way causes a current having the value natural-logarithmically proportional to the photoelectric current to flow through the MOS transistor T3 as its drain current.

Then, the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4. This causes a current having the value natural-
10 logarithmically proportional to the photoelectric current to flow through the MOS transistor T4 as its drain current and then to the output signal line 6. At this time, the drain voltage of the MOS transistor Q1 (Fig. 45), which is determined by the on-state resistances of the MOS transistors T3 and Q1 and the current flowing therethrough, appears as the output signal on the output signal line 6. After this
15 output signal has been read, the MOS transistor T4 is turned off.

On the other hand, resetting of the pixel is achieved by controlling the signals with the timing shown in Fig. 50. After the feeding of the pulse signal ϕV , first, the signal ϕ_{SW1} is turned to a high level and the signal ϕ_{VPS} is turned to the second voltage, and then resetting starts. Turning on the MOS transistor T9 in
20 this way causes a constant current to flow from the constant-current source 12 to the MOS transistor T2, and thereby causes the gate voltage of the MOS transistor T2 to be reset to a predetermined initial level. Subsequently, the pulse signal ϕV is fed to the gate of the MOS transistor T4 so that the signal obtained on resetting the MOS transistor T2 is output to the output signal line 6. Then, the signal ϕ_{SW1}

is turned to a low level to turn off the MOS transistor T9 and the signal ϕ_{VPS} is turned to the first voltage to make the pixel ready for the next round of image sensing.

As in the fourteenth embodiment, the signal output to the output signal line
5 6 on resetting the MOS transistor T2 as described above is stored as pixel-by-pixel compensation data. Then, by correcting pixel by pixel the output signal obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is
10 achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

Eighteenth Embodiment

Next, an eighteenth embodiment of the invention will be described with reference to the drawings. Fig. 51 is a circuit diagram showing the configuration
15 of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 49 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 51, according to the circuit configuration of this
20 embodiment, as compared with the pixel of the seventeenth embodiment (Fig. 49), there is additionally provided a MOS transistor T1 that is connected between the anode of the photodiode PD and the drain of the MOS transistor T2. Now, the operation of this pixel configured as described above will be described.

(1) How to convert the light incident on the individual pixels into an electric signal

As in the seventeenth embodiment, first, the signal $\phi SW1$ is turned to a low level and the signal ϕVPS is turned to the first voltage. In this state, the signal ϕSW is turned to a high level to turn on the MOS transistor T1 so that the photoelectric current is fed from the photodiode PD to the MOS transistor T2. At this time, the MOS transistor T9 is off, and therefore, as in the seventeenth embodiment, no current flows from the constant-current source 12 to the MOS transistor T2. In this way, the MOS transistor T2 is made to operate in a subthreshold region so that a current having the value natural-logarithmically proportional to the photoelectric current flows through the MOS transistor T3 as its drain current.

In this state, when the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4, a current having the value natural-logarithmically proportional to the photoelectric current flows through the MOS transistor T4 as its drain current to the output signal line 6. At this time, the drain voltage of the MOS transistor Q1 (Fig. 45), which is determined by the on-state resistances of the MOS transistors T3 and Q1 and the current flowing therethrough, appears as the output signal on the output signal line 6. After this output signal has been read, the MOS transistor T4 is turned off.

(2) How to reset the individual pixels

Now, how resetting is achieved in the pixel having the circuit configuration shown in Fig. 51 will be described with reference to the drawings. Fig. 52 is a

timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting.

After the output signal has been output as a result of the pulse signal ϕV being fed to the gate of the MOS transistor T4 as described under (1) above, first, the signal $\phi SW1$ is turned to a high level to turn on the MOS transistor T9, and in addition the signal ϕSW is turned to a low level to turn off the MOS transistor T1. In this state, as in the seventeenth embodiment, the signal ϕVPS is turned to the second voltage. This causes a current to flow from the constant-current source 12 to the MOS transistor T2, and simultaneously prevents the photoelectric current from flowing from the photodiode PD to the MOS transistor T2. At this time, a constant current flows from the constant-current source 12 through the MOS transistor T9 to the MOS transistor T2. Thus, the source-gate voltage of the MOS transistor T2 is determined by the drain current of the MOS transistor T2, and is thereby reset to its initial level.

After the gate voltage of the MOS transistor T2 has been reset to its initial level in this way, the pulse signal ϕV is fed to the gate of the MOS transistor T4 so that the signal obtained on resetting the MOS transistor T2 is fed to the output signal line 6. Then, the signal $\phi SW1$ is turned to a low level to turn off the MOS transistor T9, and in addition the signal ϕVPS is turned to the first voltage. Then, the signal ϕSW is turned back to a high level to turn on the MOS transistor T1 and thereby make the pixel ready for the next round of image sensing.

As described above, during resetting, the photoelectric current does not flow from the photodiode PD to the MOS transistor T2. Thus, the drain current of the

MOS transistor T2 is equal to the constant current fed from the constant-current source 12. Moreover, providing the MOS transistor T1 and keeping it off prevents the drain current of the MOS transistor T2 during resetting from being affected by the photoelectric current from the photodiode PD. This helps make the constant
5 current fed from the constant-current source 12 lower than in the sixteenth embodiment.

As in the fourteenth embodiment, the signal output to the output signal line 6 on resetting the MOS transistor T2 as described above is stored as pixel-by-pixel compensation data. Then, by correcting pixel by pixel the output signal obtained
10 during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

15 In this embodiment, it is also possible, as in the fifteenth embodiment (Fig. 46), to connect the source of the MOS transistor T3 to a capacitor C1 that receives the direct-current voltage VPS at the other end, to the gate of a MOS transistor T7, and to the drain of a MOS transistor T8 for resetting the capacitor C1 and connect the source of the MOS transistor T7 to the drain of the MOS transistor T4.
20 Alternatively, it is also possible, as in the sixteenth embodiment (Fig. 48), to feed the signal ϕD to the drain of the MOS transistor T3 and thereby omit the MOS transistor T8 as used in the fifteenth embodiment (Fig. 46) described above.

In this embodiment, the first MOS transistor T1 may be a depletion-mode N-channel MOS transistor. In that case, the pixel has a circuit configuration as

shown in Fig. 53. As shown in Fig. 53, all the other transistors T2 to T4 and T9 than the MOS transistor T1 are enhancement-mode N-channel MOS transistors.

Where, as in the pixel configured as shown in Fig. 51, all the MOS transistors provided within a pixel are enhancement-mode MOS transistors, the MOS transistors T1 and T2 are connected in series, and therefore the high-level voltage of the signal ϕ_{SW} fed to the gate of the MOS transistor T1 is normally higher than the voltage supplied to the pixel. Accordingly, it is usually necessary to provide a separate power source for feeding the signal ϕ_{SW} to the MOS transistor T1.

By contrast, by using as this MOS transistor T1 a depletion-mode MOS transistor as described above, it is possible to lower the high-level voltage of the signal ϕ_{SW} fed to the gate thereof, and thus make this high-level voltage equal to or close to the high-level signals fed to the other MOS transistors. The reason is that a depletion-mode MOS transistor has a negative threshold value and can thus be turned on with a lower gate voltage than with an enhancement-mode MOS transistor.

Alternatively, in this embodiment, the first MOS transistor T1 may be a P-channel MOS transistor. In that case, the pixel has a circuit configuration as shown in Fig. 54. As shown in Fig. 54, all the other transistors T2 to T4 and T9 than the MOS transistor T1 are N-channel MOS transistors. Moreover, the MOS transistor T1 has its source connected to the anode of the photodiode PD, and has its drain connected to the drain of the MOS transistor T2.

In this circuit configuration, the MOS transistor T1 is turned on when the voltage difference between the gate and drain thereof is greater than the threshold

value thereof, and is turned off when the voltage difference between the gate and drain thereof is smaller than the threshold value. Accordingly, the signal ϕ_{SW} fed to the gate of the MOS transistor T1 has an inverted level-shift pattern as compared with the signal ϕ_{SW} shown in Fig. 52. Moreover, the MOS transistor T1 can be

5 turned on and off without being affected by the MOS transistor T2 that is connected in series with the drain of the MOS transistor T1.

Moreover, since the MOS transistor T1 can be turned on and off without being affected by the MOS transistor T2, there is no need to provide a separate power source for feeding the signal ϕ_{SW} . Furthermore, this circuit configuration

10 permits the MOS transistor T1 to be formed as an enhancement-mode MOS transistor like all the other MOS transistors, and thus allows the MOS transistor T1 to be produced together with the other MOS transistors in a single step. This helps simplify the manufacturing process as compared with the circuit configuration described above in which only the first MOS transistor is a depletion-

15 mode MOS transistor.

In this embodiment, as shown in Fig. 55, the MOS transistor T1 may be connected between the direct-current voltage line VPD and the cathode of the photodiode PD. In this case, the MOS transistor T1 receives the direct-current voltage VPD at its drain and has its source connected to the cathode of the

20 photodiode PD. Moreover, in the pixel having this circuit configuration, it is also possible to use as the MOS transistor T1 a depletion-mode MOS transistor or P-channel MOS transistor as described above.

Fifth Example of the pixel Configuration

Fig. 56 schematically shows the configuration of part of another two-dimensional MOS-type solid-state image-sensing device embodying the invention. In this figure, reference symbols G11 to Gmn represent pixels that are arranged in a two-dimensional array (in a matrix). Reference numeral 2 represents a vertical scanning circuit, which scans lines (rows) 4-1, 4-2, . . . , 4-n sequentially. Reference numeral 3 represents a horizontal scanning circuit, which reads out, sequentially pixel by pixel in a horizontal direction, the signals fed from the individual pixels to output signal lines 6-1, 6-2, . . . , 6-m as a result of photoelectric conversion performed in those pixels. Reference numeral 5 represents a power line. Reference numerals 12-1, 12-2, . . . , 12-m represent constant-current sources that are provided one for each column so as to feed currents by way of current-feed lines 11-1, 11-2, . . . , 11-m to the pixels G11 to G1n, G21 to G2n, . . . , Gm1 to Gmn, respectively. Reference numerals 10-1, 10-2, . . . , 10-n represent lines that are provided one for each row and connected to the pixels G11 to Gm1, G12 to Gm2, . . . , G1n to Gmn, respectively, so as to feed a direct-current voltage VPSH thereto. Reference numerals 13-1, 13-2, . . . , 13-m represent lines that are provided one for each column and connected to the pixels G11 to G1n, G21 to G2n, . . . , Gm1 to Gmn, respectively, so as to feed a direct-current voltage VPSL thereto. The individual pixels are connected not only to the lines 4-1, 4-2, . . . , 4-n, to the lines 10-1, 10-2, . . . , 10-n, to the lines 13-1, 13-2, . . . , 13-m, to the output signal lines 6-1, 6-2, . . . , 6-m, to the current-feed lines 11-1, 11-2, . . . , 11-m, and to the power line 5 mentioned above, but also to other lines (for example clock lines and bias supply lines). These other lines, however, are omitted in Fig. 56.

As shown in Fig. 56, for each of the output signal lines 6-1, 6-2, . . . , 6-m, a

pair of N-channel MOS transistors Q1 and Q2 is provided. Here, a description will be given only with respect to the output signal line 6-1 as their representative. The MOS transistor Q1 has its gate connected to a direct-current voltage line 7, has its drain connected to the output signal line 6-1, and has its source connected to a direct-current voltage VPSA line 8. On the other hand, the MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final destination line, and has its gate connected to the horizontal scanning circuit 3. These MOS transistors Q1 and Q2 are used for the same purposes as the MOS transistors Q1 and Q2 in the second example of the pixel configuration.

Nineteenth Embodiment

Next, a nineteenth embodiment of the invention, which is applicable to each pixel of the fifth example of the pixel configuration shown in Fig. 56, will be described with reference to the drawings. Fig. 57 is a circuit diagram showing the configuration of each pixel of the solid-state image-sensing device of this embodiment. It is to be noted that such elements, signal lines, and others as are used for the same purposes here as in the pixel shown in Fig. 51 are identified with the same reference symbols, and their detailed descriptions will be omitted.

As shown in Fig. 57, according to the circuit configuration of this embodiment, as compared with the pixel of the eighteenth embodiment (Fig. 51), there are additionally provided MOS transistors T10 and T11 having their drains connected to the source of the MOS transistor T2. The MOS transistor T10 receives a direct-current voltage VPSH at its source and receives a signal $\phi SW2$ at

its gate. On the other hand, the MOS transistor T11 receives a direct-current voltage VPSL at its source and receives a signal $\phi SW3$ at its gate. Now, the operation of this pixel configured as described above will be described. Here, the direct-current voltage VPSH is a voltage that permits the MOS transistor T2 to operate in a subthreshold region, and the direct-current voltage VPSL is a voltage that makes the MOS transistor T2 operate so that a current is fed from the constant-current source 12 to the MOS transistor T2.

(1) How to convert the light incident on the individual pixels into an electric signal

As in the eighteenth embodiment, first, the signal $\phi SW1$ is turned to a low level and the signal ϕSW is turned to a high level. In this state, the signal $\phi SW2$ is turned to a high level to turn on the MOS transistor T10 so that the direct-current voltage VPSH is applied to the source of the MOS transistor T2. This causes the MOS transistor T2 to operate in a subthreshold region, and thus causes a current having the value natural-logarithmically proportional to the photoelectric current to flow through the MOS transistor T3 as its drain current. At this time, the signal $\phi SW3$ is at a low level and thus the MOS transistor T11 remains off.

In this state, when the pulse signal ϕV is fed to the gate of the MOS transistor T4 to turn on this MOS transistor T4, a current having the value natural-logarithmically proportional to the photoelectric current flows through the MOS transistor T4 as its drain current to the output signal line 6. At this time, the drain voltage of the MOS transistor Q1 (Fig. 56), which is determined by the on-state resistances of the MOS transistors T3 and Q1 and the current flowing therethrough,

appears as the output signal on the output signal line 6. After this output signal has been read, the MOS transistor T4 is turned off.

(2) How to reset the individual pixels

5 Now, how resetting is achieved in the pixel having the circuit configuration shown in Fig. 57 will be described with reference to the drawings. Fig. 58 is a timing chart of the signals fed to the signal lines connected to the individual circuit elements constituting each pixel during resetting.

After the output signal has been output as a result of the pulse signal ϕV being fed to the gate of the MOS transistor T4 as described under (1) above, first, the signal $\phi SW2$ is turned to a low level to turn off the MOS transistor T10, and in addition the signal $\phi SW3$ is turned to a high level to turn on the MOS transistor T11 so that the direct-current voltage VPSL is fed to the source of the MOS transistor T2. Then, the signal $\phi SW1$ is turned to a high level to turn on the MOS transistor T9, and in addition the signal ϕSW is turned to a low level to turn off the MOS transistor T1.

This causes a current to flow from the constant-current source 12 to the MOS transistor T2, and simultaneously prevents the photoelectric current from flowing from the photodiode PD to the MOS transistor T2. At this time, a constant current flows from the constant-current source 12 through the MOS transistor T9 to the MOS transistor T2. Thus, the source-gate voltage of the MOS transistor T2 is determined by the drain current of the MOS transistor T2, and is thereby reset to its initial level.

After the gate voltage of the MOS transistor T2 has been reset to its initial

level in this way, the pulse signal ϕV is fed to the gate of the MOS transistor T4 so that the signal obtained on resetting the MOS transistor T2 is fed to the output signal line 6. Then, the signal $\phi SW1$ is turned to a low level to turn off the MOS transistor T9. Next, the signal $\phi SW2$ is turned to a high level to turn on the MOS transistor T10, and in addition the signal $\phi SW3$ is turned to a low level to turn off the MOS transistor T11 so that the direct-current voltage VPSH is fed to the source of the MOS transistor T2. Then, the signal ϕSW is turned to a high level to turn on the MOS transistor T1 and thereby make the pixel ready for the next round of image sensing.

As in the fourteenth embodiment, the signal output to the output signal line 6 on resetting the MOS transistor T2 as described above is stored as pixel-by-pixel compensation data. Then, by correcting pixel by pixel the output signal obtained during actual image sensing with the compensation data thus stored, it is possible to eliminate components resulting from variations in sensitivity of the individual pixels from the output signal. A practical example of how this compensation is achieved is shown in Fig. 95 and will be described later. This compensation may be realized by providing memories, such as line memories, within the pixels.

In this embodiment, it is also possible, as in the fifteenth embodiment (Fig. 46), to connect the source of the MOS transistor T3 to a capacitor C1 that receives the direct-current voltage VPS at the other end, to the gate of a MOS transistor T7, and to the drain of a MOS transistor T8 for resetting the capacitor C1 and connect the source of the MOS transistor T7 to the drain of the MOS transistor T4. Alternatively, it is also possible, as in the sixteenth embodiment (Fig. 48), to feed the signal ϕD to the drain of the MOS transistor T3 and thereby omit the MOS

transistor T8 as used in the fifteenth embodiment (Fig. 46) described above.

It is also possible to adopt a circuit configuration in which the MOS transistor T1 is omitted, or provide the MOS transistor T1 between the direct-current voltage line VPD and the photodiode PD as in the eighteenth embodiment.

- 5 It is also possible to form only the MOS transistor T1 as a depletion-mode MOS transistor or P-channel MOS transistor.

For example, in a solid-state image-sensing device configured as shown in Fig. 42 or 45, when the pixels G11 to Gm1 connected to the line 4-1 are reset, all the currents fed from the constant-current sources 12-1 to 12-m flow by way of the line 10-1. Thus, due to a voltage drop across the line 10-1, the second voltage of the signal ϕ_{VPS} fed to the source of the MOS transistor T2 provided in each of the pixels G11 to Gm1 is not kept constant. By contrast, in the solid-state image-sensing device shown in Fig. 56 with pixels G11 to Gmn configured as shown Fig. 57, when the pixels G11 to Gm1 are reset, the currents fed from the constant-current sources 12-1, 12-2, . . . , 12-m flow by way of lines 13-1, 13-2, . . . , 13-m, respectively. Thus, the voltage fed to the source of the MOS transistor T2 provided in each of the pixels G11 to Gm1 is not affected by the currents flowing through the constant-current sources 12-1, 12-2, . . . , 12-m, and is thus kept constant at the level of the direct-current voltage VPSL. Accordingly, pixels configured according to this embodiment exhibit smaller variations in the gate voltage of the MOS transistor T2, as observed on resetting the MOS transistor T2, among the individual pixels than pixels configured according to the fourteenth or eighteenth embodiments.

In any of the embodiments described thus far, the reading of the signal from

each pixel may be achieved by the use of a charge-coupled device (CCD). In that case, the transfer of an electric charge to the CCD is achieved by providing a potential barrier with a variable potential level that corresponds to the MOS transistor T4.

5 In the first to eleventh and thirteenth to nineteenth embodiments described above, the MOS transistors T1 to T11 provided within each pixel as active elements are all composed of N-channel MOS transistors; however, these MOS transistors T1 to T8 may be composed of P-channel MOS transistors instead. On the other hand, in the twelfth embodiment, it is possible, within each pixel, to replace all the N-channel MOS transistors with P-channel MOS transistors and replace all the P-channel MOS transistors with N-channel MOS transistors.

10 Figs. 60 to 63, 66 to 71, 80 to 82, 84, and 86 to 89, and 94 show twentieth to thirty-eighth embodiments, which are examples of modified versions of the first to nineteenth embodiments described above in which MOS transistors of the opposite polarities are used. Figs. 72 to 75 and 90 show modified versions of the twenty-ninth to thirty-second and thirty-seventh embodiments in which a depletion-mode P-channel MOS transistor is used as the first MOS transistor T1. Figs. 76 to 79 and 91 show modified versions of the twenty-ninth to thirty-second and thirty-seventh embodiments in which an N-channel MOS transistor is used as the first MOS transistor T1. Accordingly, in Figs. 60 to 63, 66 to 82, 84, 86 to 92, and 94, all the elements used and the voltages applied have the opposite polarities. For example, in Fig. 60 (the twentieth embodiment), the photodiode PD has its anode connected to the direct-current voltage VPD, and has its cathode connected to the drain of the MOS transistor T1. Moreover, the MOS transistor T1 has its

source connected to the drain of the MOS transistor T2 and to the gate of the MOS transistor T3. The MOS transistor T2 receives the signal ϕ_{VPS} at its source.

When logarithmic conversion is performed in the pixel configured as shown in Fig. 60, the direct-current voltage VPS and the direct-current voltage VPD fulfill the relation $VPS > VPD$, thus an inverted relation as compared with the case shown in Fig. 3 (the first embodiment). Moreover, the output voltage of the capacitor C1 is initially high, and drops as a result of integration. Moreover, when the MOS transistor T1, T4, T5, or T6 is turned on, a low voltage is applied to the gate thereof. Furthermore, when the eighth MOS transistor T8 to T11 is turned on, a low voltage is applied to the gate thereof. In the pixels configured as shown in Fig. 72 to 75 and 90, when the MOS transistor T1, which is an N-channel MOS transistor, is turned on, a high voltage is applied to the gate thereof. In the embodiment shown in Fig. 81 (the twenty-ninth embodiment), when the fourth MOS transistor T4 is turned on, a low voltage is applied to the gate thereof, and, when the eighth MOS transistor T8 is turned on, a high voltage is applied to the gate thereof. As described above, in cases where MOS transistors of the opposite polarities are used, although how the voltages are applied and the elements are connected differs partially, the circuits are configured substantially in the same manner and operate basically in the same manner. Therefore, with respect to the twentieth to thirty-eighth embodiments, only illustrations are given in Figs. 60 to 63, 66 to 82, 84, 86 to 92, and 94, and no descriptions will be given of their configuration and operation.

Fig. 59 is a block circuit configuration diagram illustrating the overall configuration of a solid-state image-sensing device having pixels configured

according to one of the twentieth to twenty-third embodiments. Fig. 64 is a block circuit configuration diagram illustrating the overall configuration of a solid-state image-sensing device having pixels configured according to one of the twenty-third to thirty-second embodiments. Fig. 83 is a block circuit configuration diagram illustrating the overall configuration of a solid-state image-sensing device having pixels configured according to the thirty-third embodiment. Fig. 85 is a block circuit configuration diagram illustrating the overall configuration of a solid-state image-sensing device having pixels configured according to one of the thirty-fourth to thirty-seventh embodiments. Fig. 93 is a block circuit configuration diagram illustrating the overall configuration of a solid-state image-sensing device having pixels configured according to the thirty-eight embodiment. As to Figs. 59, 64, 83, 85, and 93, such elements as are found also (i.e. as play the same roles as) in Figs. 2, 13, 42, 45, and 56 are identified with the same reference symbols, and their descriptions will be omitted.

Here, a brief description will be given of the configuration shown in Fig. 64. A P-channel MOS transistor Q1 and a P-channel MOS transistor Q2 are connected to each of output signal lines 6-1, 6-2, . . . , 6-m that are laid in the column direction. The MOS transistor Q1 has its gate connected to a direct-current voltage line 7, has its drain connected to the output signal line 6-1, and has its source connected to a direct-current voltage VPSA line 8.

On the other hand, the MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final destination line, and has its gate connected to a horizontal scanning circuit 3. Here, the MOS transistor Q1, together with a P-channel MOS transistor Ta provided

within each pixel, constitutes an amplifier circuit as shown in Fig. 65A. This MOS transistor Ta corresponds to the MOS transistor T7 in the twenty-fourth, twenty-fifth, thirtieth, and thirty-first embodiments, and corresponds to the MOS transistor T3 in the twenty-sixth to twenty-ninth and thirty-second embodiments.

5 Here, the MOS transistor Q1 serves as a load resistor or constant-current source for the MOS transistor Ta. Accordingly, the direct-current voltage VP_{SA} connected to the source of this MOS transistor Q1 and the direct-current voltage VP_{DA} connected to the drain of the MOS transistor Ta fulfill the relation $VP_{DA} < VP_{SA}$, where the direct-current voltage VP_{DA} is equal to, for example, the ground-
10 level voltage. The MOS transistor Q1 has its drain connected to the MOS transistor Ta, and receives a direct-current voltage at its gate. The P-channel MOS transistor Q2 is controlled by the horizontal scanning circuit 3 so as to feed the output of the amplifier circuit to the signal line 9 that serves as the final destination line. If, as in the twenty-fourth to thirty-second embodiments, the MOS transistor
15 T4 provided within each pixel is explicitly illustrated, the circuit shown in Fig. 65A has a circuit configuration as shown in Fig. 65B.

How to Correct Image Data

Now, with reference to the drawings, an image input apparatus, such as a
20 digital camera, embodying the invention will be described that employs a solid-state image-sensing device having pixels configured according to one of the first to thirty-eighth embodiments described above.

The image input apparatus shown in Fig. 95 includes the following components. An objective lens 51 introduces the light from a subject into the

51. A memory 53 receives the electric signal (hereafter referred to as the “image data”) from the solid-state image-sensing device 52 and stores it temporarily during

image sensing. Another memory 54 receives the electric signal (hereafter referred to as the “compensation data”) from the solid-state image-sensing device 52 and stores it temporarily during resetting. A compensation circuit 55 corrects the image data stored in the memory 53 in accordance with the compensation data stored in the memory 54 by performing predetermined compensation calculation.

A signal processor 56 performs predetermined processing on the image data corrected in accordance with the compensation data by the compensation circuit 55 and feeds out the processed image data. Here, the solid-state image-sensing device 52 has pixels configured according to one of the first to thirty-eighth embodiments.

This image input apparatus configured as described above operates as follows. First, image sensing is performed and image data is output pixel by pixel from the solid-state image-sensing device 52 to the memory 53. Then, after image sensing by the individual pixels, resetting is performed, and meanwhile, as described above, variations in sensitivity of the individual pixels are detected and output, as compensation data, to the memory 54. The image data stored in the memory 53 and the compensation data stored in the memory 54 are fed pixel by pixel to the compensation circuit 55.

The compensation circuit 55 corrects the image data fed from the memory 53 in accordance with the compensation data fed from the memory 54 by performing

predetermined compensation calculation between the image data and compensation data of corresponding pixels. The image data thus corrected is fed to the signal processor 56, which performs predetermined processing on this image data and then feeds it out. As the memories 53 and 54, line memories or the like
5 are used that can store the data that is output line by line from the solid-state image-sensing device 52. This makes incorporation of these memories 53 and 54 into the solid-state image-sensing device easy.

As described above, according to the present invention, in a solid-state
10 image-sensing device provided in an image-sensing apparatus, a switch is provided between a photosensitive element and a first transistor having the first electrode thereof electrically connected to the photosensitive element, and resetting is performed with this switch off and with the first transistor in a state in which it permits a higher current to flow therethrough than during image sensing. This
15 helps prevent the light incident on the photosensitive element from affecting resetting, and thereby ensure accurate resetting. Moreover, resetting makes the initial states of the individual pixels identical, and thereby reduce variations in sensitivity among the individual pixels.

Moreover, by detecting variations in sensitivity among the individual pixels
20 by turning off two switches, one provided between a photosensitive element and a first transistor and the other provided between the control electrode and first electrode of the first transistor, or alternatively one provided between a photosensitive element and a second MOS transistor and the other provided between the gate electrode and first electrode of the second MOS transistor, and in

addition varying the voltage fed to the control electrode and second electrode of the first transistor, or alternatively the voltage fed to the gate electrode and second electrode of the second MOS transistor, it is possible to detect variations in sensitivity among the individual pixels accurately. Moreover, using MOS
5 transistors to form active elements makes high-density integration possible, and thus makes it possible to form them on a single chip together with peripheral processing circuits such as A/D converters, digital system processors, and memories.

Moreover, it is possible to reset the individual pixels quickly, and therefore it is possible to obtain quick response in image sensing. This makes it possible to
10 obtain images free from after-images even when a dimly-lit subject is shot. As a result, there is no need to irradiate uniform light, as with a conventional solid-state image-sensing device, to obtain compensation data to be used to correct the outputs from the individual pixels during actual image sensing.

What is claimed is:

1. An image-sensing apparatus comprising:

a photoelectric conversion portion having a photosensitive element that produces an electric signal in accordance with amount of incident light and a transistor having a first electrode and a control electrode connected to the photosensitive element and a second electrode, the photoelectric conversion portion outputting the electric signal output from the photosensitive element and converted natural-logarithmically by making the transistor operate in a subthreshold region;

10 a lead-out path by way of which the electric signal output from the photoelectric conversion portion is fed to an output signal line;

a constant-current source; and

a controller that resets the transistor by feeding a current from the constant-current source to the transistor in such a way as to make a voltage at the control
15 electrode of the transistor equal to a predetermined voltage corresponding to the transistor.

2. An image-sensing apparatus as claimed in claim 1, further comprising:

20 a first switch provided between the first electrode of the transistor and the constant-current source,

wherein the controller performs image sensing by turning off the first switch and making the transistor operate in a subthreshold region, and

wherein the controller resets the transistor by turning on the first switch and

feeding a current from the constant-current source to the transistor in such a way as to bring the transistor into a conducting state.

3. An image-sensing apparatus as claimed in claim 2, further
5 comprising:

a second switch provided between the photosensitive element and the first electrode of the transistor,

wherein the controller turns on the second switch when performing image sensing and turns off the second switch when resetting the transistor.

10

4. An image-sensing apparatus comprising:

a plurality of pixels, the pixels each including a photoelectric conversion portion that outputs an electric signal produced in accordance with amount of incident light and converted natural-logarithmically and a lead-out path by way of
15 which the electric signal output from the photoelectric conversion portion is fed to an output signal line, the photoelectric conversion portion comprising:

a photosensitive element having a first electrode to which a direct-current voltage is applied and a second electrode;

a first transistor having a first electrode and a control electrode
20 connected to the second electrode of the photosensitive element and a second electrode;

a second transistor having a first electrode to which a direct-current voltage is applied, a second electrode from which an electric signal is output, and a control electrode connected to the first electrode and control electrode of the first

transistor;

a constant-current source for feeding a constant current to the first transistor; and

a first switch connected between the constant-current source and a
5 node between the first electrode and control electrode of the first transistor; and

a controller that makes the individual pixels perform image sensing by turning off the first switch and that resets the individual pixels by turning on the first switch.

10 5. An image-sensing apparatus as claimed in claim 4,

wherein the pixels each further include a second switch connected between the node between the control electrode and first electrode of the first transistor and the second electrode of the photosensitive element, and

wherein the controller turns on the second switch when making the
15 individual pixels perform image sensing and turns off the second switch when resetting the individual pixels.

6. An image-sensing apparatus as claimed in claim 5,

wherein the second switch is a transistor.

20

7. An image-sensing apparatus as claimed in claim 4,

wherein the pixels each further include a second switch having one contact connected to the first electrode of the photosensitive element and receiving at another contact a direct-current voltage, and

wherein the controller turns on the second switch when making the individual pixels perform image sensing and turns off the second switch when resetting the individual pixels.

5 8. An image-sensing apparatus as claimed in claim 7,
wherein the second switch is a transistor.

9. An image-sensing apparatus as claimed in claim 4,
wherein the first switch is a transistor.

10 10. An image-sensing apparatus as claimed in claim 4,
wherein the pixels are arranged in a matrix.

11. An image-sensing apparatus comprising:
15 a plurality of pixels, the pixels each including:

 a photodiode having two electrodes, the photodiode producing an
electric signal in accordance with amount of incident light;

 a first MOS transistor having a first electrode and a gate electrode
connected to one electrode of the photodiode and a second electrode;

20 a second MOS transistor having a first electrode, a second electrode,
and a gate electrode connected to the first electrode and gate electrode of the first
MOS transistor;

 a constant-current source; and

 a third MOS transistor having a first electrode connected to the

constant-current source, a second electrode connected to the first electrode and gate electrode of the first MOS transistor, and a gate electrode; and

a controller that makes the individual pixels perform image sensing by turning off the third MOS transistor and making the first MOS transistor operate in
5 a subthreshold region below a threshold voltage thereof so that the electric signal output from the photodiode is converted natural-logarithmically,

wherein the controller resets the individual pixels by turning on the third MOS transistor and feeding a constant current to the first MOS transistor so that a voltage at the gate electrode of the first MOS transistor is reset to a predetermined
10 voltage corresponding to the first MOS transistor.

12. An image-sensing apparatus as claimed in claim 11,

wherein the pixels each further include a fourth MOS transistor provided between the photodiode and the first MOS transistor and having a first electrode
15 connected to the second electrode of the photodiode, a second electrode connected to a node between the first electrode and gate electrode of the first MOS transistor, and a gate electrode, and

wherein the controller turns on the fourth MOS transistor when making the individual pixels perform image sensing and turns off the fourth MOS transistor
20 when resetting the individual pixels.

13. An image-sensing apparatus as claimed in claim 11,

wherein the pixels each further include a fourth MOS transistor having a first electrode to which a direct-current voltage is applied, a second electrode

connected to the first electrode of the photodiode, and a gate electrode, and

wherein the controller turns on the fourth MOS transistor when making the individual pixels perform image sensing and turns off the fourth MOS transistor when resetting the individual pixels.

5

14. An image-sensing apparatus as claimed in claim 11,

wherein the pixels each further include a sixth MOS transistor having a first electrode connected to the second electrode of the second MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a

10 line select line.

15. An image-sensing apparatus as claimed in claim 11,

wherein the pixels each further include a fifth MOS transistor having a first electrode connected to a direct-current voltage, a second electrode, and a gate

15 electrode connected to the second electrode of the second MOS transistor, the fifth MOS transistor amplifying a signal output from the second electrode of the second MOS transistor.

16. An image-sensing apparatus as claimed in claim 15,

20 wherein the pixels each further include a sixth MOS transistor having a first electrode connected to the second electrode of the fifth MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

17. An image-sensing apparatus as claimed in claim 15,

wherein the pixels each further include a capacitor having one end connected to the second electrode of the second MOS transistor, the capacitor being reset through the second MOS transistor when a reset voltage is fed to the
5 first electrode of the second MOS transistor.

18. An image-sensing apparatus as claimed in claim 15,

wherein the first electrode of the second MOS transistor is connected to a direct-current voltage, and

10 wherein the pixels each further include:

a seventh MOS transistor having a first electrode connected to the second electrode of the second MOS transistor, a second electrode connected to a direct-current voltage, and a gate electrode; and

a capacitor having one end connected to the second electrode of the
15 second MOS transistor, the capacitor being reset through the seventh MOS transistor when a reset voltage is fed to the gate electrode of the seventh MOS transistor.

19. An image-sensing apparatus as claimed in claim 11, further

20 comprising:

a first direct-current voltage line connected commonly to the second electrode of the first MOS transistor of each of pixels arranged in a line in a first direction; and

a second direct-current voltage line connected commonly to the second

electrode of the first MOS transistor of each of pixels arranged in a line in a second direction,

wherein the controller makes the individual pixels perform image sensing by connecting the second electrode of the first MOS transistor of the individual pixels to the first direct-current voltage line and resets the individual pixels by connecting the second electrode of the first MOS transistor of the individual pixels to the second direct-current voltage line.

20. An image-sensing apparatus as claimed in claim 11, further comprising:

MOS transistors serving as load resistors or a constant-current sources connected to the individual pixels by way of output signal lines.

21. An image-sensing apparatus comprising:

a plurality of pixels, the pixels each including a photoelectric conversion portion that outputs an electric signal produced in accordance with amount of incident light and converted natural-logarithmically and a lead-out path by way of which the electric signal output from the photoelectric conversion portion is fed to an output signal line, the photoelectric conversion portion comprising:

a photosensitive element having a first electrode to which a direct-current voltage is applied and a second electrode;

a first switch having one contact connected to the second electrode of the photosensitive element;

a first transistor having a first electrode connected to another contact

of the first switch, a second electrode, and a control electrode;

a second transistor having a first electrode to which a direct-current voltage is applied, a second electrode from which an electric signal is output, and a control electrode connected to the first electrode of the first transistor; and

5 a second switch connected between the first electrode and control electrode of the first transistor; and

a controller that makes the individual pixels perform image sensing by turning on the first and second switches and that detects variations in sensitivity of the individual pixels by turning off the first and second switches and varying a
10 voltage fed to the control electrode and second electrode of the first transistor.

22. An image-sensing apparatus as claimed in claim 21,
wherein the first switch is a transistor.

15 23. An image-sensing apparatus as claimed in claim 22,
wherein the first switch is a transistor of an opposite polarity to the first transistor.

24. An image-sensing apparatus as claimed in claim 21,
20 wherein the pixels are arranged in a matrix.

25. An image-sensing apparatus as claimed in claim 21,
wherein the pixels each further include a third switch having one contact connected to the control electrode of the first transistor and another contact to

which a direct-current voltage is applied, and

wherein the controller turns off the third switch when making the individual pixels perform image sensing and turns on the third switch when detecting variations in sensitivity of the individual pixels.

5

26. An image-sensing apparatus as claimed in claim 25,
wherein the third switch is a transistor.

10

27. An image-sensing apparatus as claimed in claim 21,
wherein the pixels each further include a capacitor having one end
connected to the control electrode of the first transistor, and

wherein the controller applies different voltages to another end of the
capacitor between when making the individual pixels perform image sensing and
when detecting variations in sensitivity of the individual pixels.

15

28. An image-sensing apparatus as claimed in claim 21,
wherein the second switch is a transistor.

20

29. An image-sensing apparatus comprising:
a plurality of pixels, the pixels each including a photoelectric conversion
portion that outputs an electric signal produced in accordance with amount of
incident light and converted natural-logarithmically and a lead-out path by way of
which the electric signal output from the photoelectric conversion portion is fed to
an output signal line, the photoelectric conversion portion comprising:

a photosensitive element having a first electrode to which a direct-current voltage is applied and a second electrode;

a first switch having one contact connected to the second electrode of the photosensitive element;

5 a first transistor having a first electrode and a control electrode connected to another contact of the first switch and a second electrode to which a direct-current voltage is applied;

a second transistor having a first electrode to which a direct-current voltage is applied, a second electrode from which an electric signal is output, and a
10 control electrode connected to the first electrode and control electrode of the first transistor; and

a resetting capacitor having one end connected to the control electrode of the first transistor; and

a controller that makes the individual pixels perform image sensing by
15 turning on the first switch and feeding a first voltage to another end of the resetting capacitor so that the first transistor operates in a subthreshold region and that resets the individual pixels by turning off the first switch and feeding a second voltage to the other end of the resetting capacitor so that a higher current flows through the first transistor than during image sensing.

20

30. An image-sensing apparatus as claimed in claim 29,
wherein the first switch is a transistor.

31. An image-sensing apparatus as claimed in claim 30,

wherein the first switch is a transistor of an opposite polarity to the first transistor.

32. An image-sensing apparatus as claimed in claim 29,

5 wherein the pixels are arranged in a matrix.

33. An image-sensing apparatus comprising:

09610425.071900
a plurality of pixels, the pixels each including a photoelectric conversion portion that outputs an electric signal produced in accordance with amount of incident light and converted natural-logarithmically and a lead-out path by way of which the electric signal output from the photoelectric conversion portion is fed to an output signal line, the photoelectric conversion portion comprising:

a photosensitive element having a first electrode to which a direct-current voltage is applied and a second electrode;

15 a first switch having one contact connected to the second electrode of the photosensitive element;

a first transistor having a first electrode and a control electrode connected to another contact of the first switch and a second electrode; and

20 a second transistor having a first electrode to which a direct-current voltage is applied, a second electrode from which an electric signal is output, and a control electrode connected to the first electrode and control electrode of the first transistor; and

a controller that makes the individual pixels perform image sensing by turning on the first switch and feeding a first voltage to the second electrode of the

first transistor so that the first transistor operates in a subthreshold region and that resets the individual pixels by turning off the first switch and feeding a second voltage to the second electrode of the first transistor so that a higher current flows through the first transistor than before feeding the second voltage thereto.

5

34. An image-sensing apparatus as claimed in claim 33,
wherein the first switch is a transistor.

10

35. An image-sensing apparatus as claimed in claim 34,
wherein the first switch is a transistor of an opposite polarity to the first transistor.

15

36. An image-sensing apparatus as claimed in claim 33,
wherein the pixels are arranged in a matrix.

20

37. An image-sensing apparatus comprising:
a plurality of pixels, the pixels each including a photoelectric conversion portion that outputs an electric signal produced in accordance with amount of incident light and converted natural-logarithmically and a lead-out path by way of which the electric signal output from the photoelectric conversion portion is fed to an output signal line, the photoelectric conversion portion comprising:

a photosensitive element having a first electrode and a second electrode to which a direct-current voltage is applied;

a first switch having one contact connected to the first electrode of the

photosensitive element;

a first transistor having a first electrode, a second electrode connected to another contact of the first switch, and a control electrode; and

a second transistor having a first electrode to which a direct-current voltage is applied, a second electrode from which an electric signal is output, and a control electrode connected to the second electrode of the first transistor; and

a controller that makes the individual pixels perform image sensing by turning on the first switch so that the first transistor operates in a subthreshold region and that detects variations in sensitivity of the individual pixels by turning off the first switch and varying a voltage fed to the first electrode of the first transistor.

38. An image-sensing apparatus as claimed in claim 37, wherein the first switch is a transistor.

39. An image-sensing apparatus as claimed in claim 37, wherein the pixels are arranged in a matrix.

40. An image-sensing apparatus comprising:
a plurality of pixels, the pixels each including:

a photodiode having two electrodes, the photodiode producing an electric signal in accordance with amount of incident light;

a first MOS transistor having a first electrode connected to one electrode of the photodiode, a second electrode, and a gate electrode;

a second MOS transistor having a first electrode connected to the second electrode of the first MOS transistor, a second electrode, and a gate electrode;

a third MOS transistor having a first electrode, a second electrode,
5 and a gate electrode connected to the first electrode of the second MOS transistor;

a fourth MOS transistor having a first electrode connected to the first electrode of the second MOS transistor, a second electrode connected to the gate electrode of the second MOS transistor, and a gate electrode; and

a fifth MOS transistor having a first electrode connected to the gate
10 electrode of the second MOS transistor, a second electrode to which a direct-current voltage is applied, and a gate electrode; and

a controller that makes the individual pixels perform image sensing by turning on the first and fourth MOS transistors and turning off the fifth MOS transistor so that the second MOS transistor operates in a subthreshold region
15 below a threshold voltage thereof and that detects variations in sensitivity of the individual pixels due to variations in the threshold voltage of the second MOS transistors by turning off the first and fourth MOS transistors and turning on the fifth MOS transistor and then varying a voltage fed to the second electrode of the second MOS transistor.

20

41. An image-sensing apparatus as claimed in claim 40,

wherein the pixels each further include a seventh MOS transistor having a first electrode connected to the second electrode of the third MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected

to a line select line.

42. An image-sensing apparatus as claimed in claim 40,

wherein the pixels each further include a sixth MOS transistor having a first
5 electrode to which a direct-current voltage is applied, a second electrode, and a gate
electrode connected to the second electrode of the third MOS transistor, the sixth
MOS transistor amplifying a signal output from the second electrode of the third
MOS transistor.

43. An image-sensing apparatus as claimed in claim 42,

wherein the pixels each further include a seventh MOS transistor having a
first electrode connected to the second electrode of the sixth MOS transistor, a
second electrode connected to an output signal line, and a gate electrode connected
to a line select line.

44. An image-sensing apparatus as claimed in claim 42,

wherein the pixels each further include a second capacitor having one end
connected to the second electrode of the third MOS transistor, the second capacitor
being reset through the third MOS transistor when a reset voltage is fed to the first
20 electrode of the third MOS transistor.

45. An image-sensing apparatus as claimed in claim 42,

wherein the third MOS transistor receives at the first electrode thereof a
direct-current voltage, and

wherein the pixels each further include:

an eighth MOS transistor having a first electrode connected to the second electrode of the third MOS transistor, a second electrode connected to a direct-current voltage, and a gate electrode; and

5 a second capacitor having one end connected to the second electrode of the third MOS transistor, the second capacitor being reset through the eighth MOS transistor when a reset voltage is fed to the gate electrode of the eighth MOS transistor.

10 46. An image-sensing apparatus as claimed in claim 40,
wherein the first MOS transistor is a MOS transistor operating in a depletion mode.

15 47. An image-sensing apparatus as claimed in claim 40,
wherein the first MOS transistor is a MOS transistor of an opposite polarity to the second MOS transistor.

48. An image-sensing apparatus comprising:
a plurality of pixels, the pixels each including:

20 a photodiode having two electrodes, the photodiode producing an electric signal in accordance with amount of incident light;

a first MOS transistor having a first electrode connected to one electrode of the photodiode, a second electrode, and a gate electrode;

a second MOS transistor having a first electrode connected to the

second electrode of the first MOS transistor, a second electrode, and a gate electrode;

a third MOS transistor having a first electrode, a second electrode, and a gate electrode connected to the first electrode of the second MOS transistor;

5 a fourth MOS transistor having a first electrode connected to the first electrode of the second MOS transistor, a second electrode connected to the gate electrode of the second MOS transistor, and a gate electrode; and

a first capacitor having one end connected to the gate electrode of the second MOS transistor; and

10 a controller that makes the individual pixels perform image sensing by turning on the first and fourth MOS transistors and feeding a first voltage to another end of the first capacitor so that the second MOS transistor operates in a subthreshold region below a threshold voltage thereof and that detects variations in sensitivity of the individual pixels due to variations in the threshold voltage of the
15 second MOS transistors by turning off the first and fourth MOS transistors and feeding a second voltage to the other end of the first capacitor and then varying a voltage fed to the second electrode of the second MOS transistor.

49. An image-sensing apparatus as claimed in claim 48,

20 wherein the pixels each further include a sixth MOS transistor having a first electrode connected to the second electrode of the third MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

50. An image-sensing apparatus as claimed in claim 48,

wherein the pixels each further include a fifth MOS transistor having a first electrode to which a direct-current voltage is applied, a second electrode, and a gate electrode connected to the second electrode of the third MOS transistor, the fifth MOS transistor amplifying a signal output from the second electrode of the third MOS transistor.

51. An image-sensing apparatus as claimed in claim 50,

wherein the pixels each further include a sixth MOS transistor having a first electrode connected to the second electrode of the fifth MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

52. An image-sensing apparatus as claimed in claim 50,

wherein the pixels each further include a second capacitor having one end connected to the second electrode of the third MOS transistor, the second capacitor being reset through the third MOS transistor when a reset voltage is fed to the first electrode of the third MOS transistor.

53. An image-sensing apparatus as claimed in claim 50,

wherein the third MOS transistor receives at the first electrode thereof a direct-current voltage, and

wherein the pixels each further include:

a seventh MOS transistor having a first electrode connected to the

second electrode of the third MOS transistor, a second electrode connected to a direct-current voltage, and a gate electrode; and

a second capacitor having one end connected to the second electrode of the third MOS transistor, the second capacitor being reset through the seventh

- 5 MOS transistor when a reset voltage is fed to the gate electrode of the seventh MOS transistor.

54. An image-sensing apparatus as claimed in claim 48,

wherein the first MOS transistor is a MOS transistor operating in a depletion

10 mode.

55. An image-sensing apparatus as claimed in claim 48,

wherein the first MOS transistor is a MOS transistor of an opposite polarity to the second MOS transistor.

15

56. An image-sensing apparatus comprising:

a plurality of pixels, the pixels each including:

a photodiode having two electrodes, the photodiode producing an electric signal in accordance with amount of incident light;

20

a first MOS transistor having a first electrode connected to one electrode of the photodiode, a second electrode, and a gate electrode;

a second MOS transistor having a first electrode and a gate electrode connected to the second electrode of the first MOS transistor, and a second electrode;

a third MOS transistor having a first electrode, a second electrode, and a gate electrode connected to the first electrode and gate electrode of the second MOS transistor; and

a first capacitor having one end connected to the first electrode and
5 gate electrode of the second MOS transistor; and

a controller that makes the individual pixels perform image sensing by turning on the first MOS transistor and feeding a first voltage to another end of the first capacitor so that the second MOS transistor operates in a subthreshold region below a threshold voltage thereof and that resets the individual pixels by turning
10 off the first MOS transistor and feeding a second voltage to the other end of the first capacitor so that a higher current flows through the second MOS transistor than during image sensing.

57. An image-sensing apparatus as claimed in claim 56,

15 wherein the pixels each further include a fifth MOS transistor having a first electrode connected to the second electrode of the third MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

20 58. An image-sensing apparatus as claimed in claim 56,

wherein the pixels each further include a fourth MOS transistor having a first electrode to which a direct-current voltage is applied, a second electrode, and a gate electrode connected to the second electrode of the third MOS transistor, the fourth MOS transistor amplifying a signal output from the second electrode of the

third MOS transistor.

59. An image-sensing apparatus as claimed in claim 58,

wherein the pixels each further include a fifth MOS transistor having a first
5 electrode connected to the second electrode of the fourth MOS transistor, a second
electrode connected to an output signal line, and a gate electrode connected to a
line select line.

60. An image-sensing apparatus as claimed in claim 58,

10 wherein the pixels each further include a second capacitor having one end
connected to the second electrode of the third MOS transistor, the second capacitor
being reset through the third MOS transistor when a reset voltage is fed to the first
electrode of the third MOS transistor.

15 61. An image-sensing apparatus as claimed in claim 58,

wherein the third MOS transistor receives at the first electrode thereof a
direct-current voltage, and

wherein the pixels each further include:

20 a sixth MOS transistor having a first electrode connected to the
second electrode of the third MOS transistor, a second electrode connected to a
direct-current voltage, and a gate electrode; and

a second capacitor having one end connected to the second electrode
of the third MOS transistor, the second capacitor being reset through the sixth MOS
transistor when a reset voltage is fed to the gate electrode of the sixth MOS

transistor.

62. An image-sensing apparatus as claimed in claim 56,

wherein the first MOS transistor is a MOS transistor operating in a depletion

5 mode.

63. An image-sensing apparatus as claimed in claim 56,

wherein the first MOS transistor is a MOS transistor of an opposite polarity

to the second MOS transistor.

64. An image-sensing apparatus comprising:

a plurality of pixels, the pixels each including:

a photodiode having two electrodes, the photodiode producing an electric signal in accordance with amount of incident light;

a first MOS transistor having a first electrode connected to one electrode of the photodiode, a second electrode, and a gate electrode;

a second MOS transistor having a first electrode and a gate electrode connected to the second electrode of the first MOS transistor, and a second electrode; and

a third MOS transistor having a first electrode, a second electrode, and a gate electrode connected to the first electrode and gate electrode of the second MOS transistor; and

a controller that makes the individual pixels perform image sensing by turning on the first MOS transistor and feeding a first voltage to the second

electrode of the second MOS transistor so that the second MOS transistor operates in a subthreshold region below a threshold voltage thereof and that resets the individual pixels by turning off the first MOS transistor and feeding a second voltage to the second electrode of the second MOS transistor so that a higher
5 current flows through the second MOS transistor than before feeding the second voltage thereto.

65. An image-sensing apparatus as claimed in claim 64,

wherein the pixels each further include a fifth MOS transistor having a first
10 electrode connected to the second electrode of the third MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

66. An image-sensing apparatus as claimed in claim 64,

wherein the pixels each further include a fourth MOS transistor having a
15 first electrode to which a direct-current voltage is applied, a second electrode, and a gate electrode connected to the second electrode of the third MOS transistor, the fourth MOS transistor amplifying a signal output from the second electrode of the third MOS transistor.

67. An image-sensing apparatus as claimed in claim 66,

wherein the pixels each further include a fifth MOS transistor having a first
electrode connected to the second electrode of the fourth MOS transistor, a second
electrode connected to an output signal line, and a gate electrode connected to a

line select line.

68. An image-sensing apparatus as claimed in claim 66,

wherein the pixels each further include a second capacitor having one end
5 connected to the second electrode of the third MOS transistor, the second capacitor
being reset through the third MOS transistor when a reset voltage is fed to the first
electrode of the third MOS transistor.

69. An image-sensing apparatus as claimed in claim 66,

10 wherein the third MOS transistor receives at the first electrode thereof a
direct-current voltage, and

wherein the pixels each further include:

a sixth MOS transistor having a first electrode connected to the
second electrode of the third MOS transistor, a second electrode connected to a
15 direct-current voltage, and a gate electrode; and

a second capacitor having one end connected to the second electrode
of the third MOS transistor, the second capacitor being reset through the sixth MOS
transistor when a reset voltage is fed to the gate electrode of the sixth MOS
transistor.

20 70. An image-sensing apparatus as claimed in claim 64,

wherein the first MOS transistor is a MOS transistor operating in a depletion
mode.

71. An image-sensing apparatus as claimed in claim 64,
wherein the first MOS transistor is a MOS transistor of an opposite polarity
to the second MOS transistor.

5 72. An image-sensing apparatus comprising:
a plurality of pixels, the pixels each including:
a photodiode having two electrodes, the photodiode producing an
electric signal in accordance with amount of incident light;
a first MOS transistor having a first electrode, a second electrode
10 connected to one electrode of the photodiode, and a gate electrode;
a second MOS transistor having a first electrode, a second electrode
connected to the first electrode of the first MOS transistor, and a gate electrode; and
a third MOS transistor having a first electrode, a second electrode,
and a gate electrode connected to the second electrode of the second MOS
15 transistor; and
a controller that makes the individual pixels perform image sensing by
turning on the first MOS transistor so that the second MOS transistor operates in a
subthreshold region below a threshold voltage thereof and that detects variations in
sensitivity of the individual pixels due to variations in the threshold voltage of the
20 second MOS transistors by turning off the first MOS transistor and then varying a
voltage fed to the first electrode of the second MOS transistor.

73. An image-sensing apparatus as claimed in claim 72,
wherein the pixels each further include a fifth MOS transistor having a first

electrode connected to the second electrode of the third MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

5 74. An image-sensing apparatus as claimed in claim 72,

 wherein the pixels each further include a fourth MOS transistor having a first electrode connected to a direct-current voltage, a second electrode, and a gate electrode connected to the second electrode of the third MOS transistor, the fourth MOS transistor amplifying a signal output from the second electrode of the third MOS transistor.

 75. An image-sensing apparatus as claimed in claim 74,

 wherein the pixels each further include a fifth MOS transistor having a first electrode connected to the second electrode of the fourth MOS transistor, a second electrode connected to an output signal line, and a gate electrode connected to a line select line.

 76. An image-sensing apparatus as claimed in claim 74,

 wherein the pixels each further include a capacitor having one end connected to the second electrode of the third MOS transistor and having another end connected to a direct-current voltage, the capacitor being reset through the third MOS transistor when a reset voltage is fed to the first electrode of the third MOS transistor.

77. An image-sensing apparatus as claimed in claim 76,
wherein the third MOS transistor is a MOS transistor of an opposite polarity
to the first and second MOS transistors.

5 78. An image-sensing apparatus as claimed in claim 74,
wherein the first electrode of the third MOS transistor is connected to a
direct-current voltage, and
wherein the pixels each further include:

00610455-071900
10 a sixth MOS transistor having a first electrode connected to the
second electrode of the third MOS transistor, a second electrode connected to a
direct-current voltage, and a gate electrode; and

a capacitor having one end connected to the second electrode of the
third MOS transistor and having another end connected to a direct-current voltage,
the capacitor being reset through the sixth MOS transistor when a reset voltage is
15 fed to the gate electrode of the sixth MOS transistor.

79. An image-sensing apparatus as claimed in claim 78,
wherein the third and sixth MOS transistors are MOS transistors of an
opposite polarity to the first and second MOS transistors.




[illegible]

FIG.3



6

FIG.4



096743 *See* 096742




096743 *See* 096742



096743 *See* 096742



FIG.6



09619435.071900

FIG.7




FIG.8




FIG.9A




FIG.9B




FIG.9C




FIG.9D




FIG.9E




FIG.10




FIG.11




FIG.12A




FIG.12B




FIG.12C




FIG.12D




FIG.12E




FIG.14A




FIG.14B




FIG.15




FIG.16





FIG.17






FIG.20





FIG.21





[illegible][illegible]

FIG.24




FIG.25




FIG.26





FIG.27



09619435-021900

Figure 1




FIG.30




FIG.31




FIG.32





FIG.33



000170-071900

FIG.34





FIG.35



09619435.071900

FIG.36




FIG.37




FIG.38




FIG.39




FIG.40




FIG.41




FIG.42




FIG.43




FIG.44




FIG.45




FIG.46




FIG.47




FIG.48




FIG.49




FIG.50




FIG.51





FIG.52





[illegible]

FIG.55



006120.55461900

FIG.56





FIG.57



09619435.071900

FIG.58




FIG.59




FIG.60






FIG.61



00000000



09-06-2017




FIG.64




FIG.65A




FIG.65B




FIG.66





FIG.67



CONCLUSIONS




FIG.70




FIG.71




FIG.72




FIG.73




FIG.74




FIG.75




FIG.76




FIG.77




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82




FIG.83




FIG.84




FIG.85






FIG.86



2021-01-20



1. *Chlorophyll a* (Chl *a*)
 2. *Chlorophyll b* (Chl *b*)
 3. *Chlorophyll c* (Chl *c*)
 4. *Chlorophyll d* (Chl *d*)
 5. *Chlorophyll e* (Chl *e*)
 6. *Chlorophyll f* (Chl *f*)
 7. *Chlorophyll g* (Chl *g*)
 8. *Chlorophyll h* (Chl *h*)
 9. *Chlorophyll i* (Chl *i*)
 10. *Chlorophyll j* (Chl *j*)
 11. *Chlorophyll k* (Chl *k*)
 12. *Chlorophyll l* (Chl *l*)
 13. *Chlorophyll m* (Chl *m*)
 14. *Chlorophyll n* (Chl *n*)
 15. *Chlorophyll o* (Chl *o*)
 16. *Chlorophyll p* (Chl *p*)
 17. *Chlorophyll q* (Chl *q*)
 18. *Chlorophyll r* (Chl *r*)
 19. *Chlorophyll s* (Chl *s*)
 20. *Chlorophyll t* (Chl *t*)
 21. *Chlorophyll u* (Chl *u*)
 22. *Chlorophyll v* (Chl *v*)
 23. *Chlorophyll w* (Chl *w*)
 24. *Chlorophyll x* (Chl *x*)
 25. *Chlorophyll y* (Chl *y*)
 26. *Chlorophyll z* (Chl *z*)
 27. *Chlorophyll aa* (Chl *aa*)
 28. *Chlorophyll ab* (Chl *ab*)
 29. *Chlorophyll ac* (Chl *ac*)
 30. *Chlorophyll ad* (Chl *ad*)
 31. *Chlorophyll ae* (Chl *ae*)
 32. *Chlorophyll af* (Chl *af*)
 33. *Chlorophyll ag* (Chl *ag*)
 34. *Chlorophyll ah* (Chl *ah*)
 35. *Chlorophyll ai* (Chl *ai*)
 36. *Chlorophyll aj* (Chl *aj*)
 37. *Chlorophyll ak* (Chl *ak*)
 38. *Chlorophyll al* (Chl *al*)
 39. *Chlorophyll am* (Chl *am*)
 40. *Chlorophyll an* (Chl *an*)
 41. *Chlorophyll ao* (Chl *ao*)
 42. *Chlorophyll ap* (Chl *ap*)
 43. *Chlorophyll aq* (Chl *aq*)
 44. *Chlorophyll ar* (Chl *ar*)
 45. *Chlorophyll as* (Chl *as*)
 46. *Chlorophyll at* (Chl *at*)
 47. *Chlorophyll au* (Chl *au*)
 48. *Chlorophyll av* (Chl *av*)
 49. *Chlorophyll aw* (Chl *aw*)
 50. *Chlorophyll ax* (Chl *ax*)
 51. *Chlorophyll ay* (Chl *ay*)
 52. *Chlorophyll az* (Chl *az*)
 53. *Chlorophyll aza* (Chl *aza*)
 54. *Chlorophyll abz* (Chl *abz*)
 55. *Chlorophyll acz* (Chl *acz*)
 56. *Chlorophyll adz* (Chl *adz*)
 57. *Chlorophyll aez* (Chl *aez*)
 58. *Chlorophyll afz* (Chl *afz*)
 59. *Chlorophyll agz* (Chl *agz*)
 60. *Chlorophyll ahz* (Chl *ahz*)
 61. *Chlorophyll aiz* (Chl *aiz*)
 62. *Chlorophyll ajz* (Chl *ajz*)
 63. *Chlorophyll akz* (Chl *akz*)
 64. *Chlorophyll alz* (Chl *alz*)
 65. *Chlorophyll amz* (Chl *amz*)
 66. *Chlorophyll anz* (Chl *anz*)
 67. *Chlorophyll aoz* (Chl *aoz*)
 68. *Chlorophyll apz* (Chl *apz*)
 69. *Chlorophyll aqz* (Chl *aqz*)
 70. *Chlorophyll arz* (Chl *arz*)
 71. *Chlorophyll asz* (Chl *asz*)
 72. *Chlorophyll atz* (Chl *atz*)
 73. *Chlorophyll auz* (Chl *auz*)
 74. *Chlorophyll avz* (Chl *avz*)
 75. *Chlorophyll awz* (Chl *awz*)
 76. *Chlorophyll axz* (Chl *axz*)
 77. *Chlorophyll ayz* (Chl *ayz*)
 78. *Chlorophyll azz* (Chl *azz*)
 79. *Chlorophyll azaa* (Chl *aza*)
 80. *Chlorophyll abz* (Chl *abz*)
 81. *Chlorophyll acz* (Chl *acz*)
 82. *Chlorophyll adz* (Chl *adz*)
 83. *Chlorophyll aez* (Chl *aez*)
 84. *Chlorophyll afz* (Chl *afz*)
 85. *Chlorophyll agz* (Chl *agz*)
 86. *Chlorophyll ahz* (Chl *ahz*)
 87. *Chlorophyll aiz* (Chl *aiz*)
 88. *Chlorophyll ajz* (Chl *ajz*)
 89. *Chlorophyll akz* (Chl *akz*)
 90. *Chlorophyll alz* (Chl *alz*)
 91. *Chlorophyll amz* (Chl *amz*)
 92. *Chlorophyll anz* (Chl *anz*)
 93. *Chlorophyll aoz* (Chl *aoz*)
 94. *Chlorophyll apz* (Chl *apz*)
 95. *Chlorophyll aqz* (Chl *aqz*)
 96. *Chlorophyll arz* (Chl *arz*)
 97. *Chlorophyll asz* (Chl *asz*)
 98. *Chlorophyll atz* (Chl *atz*)
 99. *Chlorophyll auz* (Chl *auz*)
 100. *Chlorophyll avz* (Chl *avz*)
 101. *Chlorophyll awz* (Chl *awz*)
 102. *Chlorophyll axz* (Chl *axz*)
 103. *Chlorophyll ayz* (Chl *ayz*)
 104. *Chlorophyll azz* (Chl *azz*)
 105. *Chlorophyll azaa* (Chl *aza*)
 106. *Chlorophyll abz* (Chl *abz*)
 107. *Chlorophyll acz* (Chl *acz*)
 108. *Chlorophyll adz* (Chl *adz*)
 109. *Chlorophyll aez* (Chl *aez*)
 110. *Chlorophyll afz* (Chl *afz*)
 111. *Chlorophyll agz* (Chl *agz*)
 112. *Chlorophyll ahz* (Chl *ahz*)
 113. *Chlorophyll aiz* (Chl *aiz*)
 114. *Chlorophyll ajz* (Chl *ajz*)
 115. *Chlorophyll akz* (Chl *akz*)
 116. *Chlorophyll alz* (Chl *alz*)
 117. *Chlorophyll amz* (Chl *amz*)
 118. *Chlorophyll anz* (Chl *anz*)
 119. *Chlorophyll aoz* (Chl *aoz*)
 120. *Chlorophyll apz* (Chl *apz*)
 121. *Chlorophyll aqz* (Chl *aqz*)
 122. *Chlorophyll arz* (Chl *arz*)
 123. *Chlorophyll asz* (Chl *asz*)
 124. *Chlorophyll atz* (Chl *atz*)
 125. *Chlorophyll auz* (Chl *auz*)
 126. *Chlorophyll avz* (Chl *avz*)
 127. *Chlorophyll awz* (Chl *awz*)
 128. *Chlorophyll axz* (Chl *axz*)
 129. *Chlorophyll ayz* (Chl *ayz*)
 130. *Chlorophyll azz* (Chl *azz*)
 131. *Chlorophyll azaa* (Chl *aza*)
 132. *Chlorophyll abz* (Chl *abz*)
 133.




FIG.92




FIG.93




FIG.94




FIG.95





FIG.96

PRIOR ART



DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated next to my name.

I believe that I am the original, first, and sole inventor (if only one name is listed below, or) I and the other person(s) listed below are the original, first, and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

IMAGE-SENSING APPARATUS

the specification of which is attached hereto unless the following box is checked:

☐ was filed on _____
as United States Application Number _____
or PCT International Application
Number _____
_____ and
was amended on _____
(if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed.

PRIOR FOREIGN APPLICATION(S)

Priority
Not Claimed

<u>11-208296</u> (Number)	<u>JAPAN</u> (Country)	<u>22.JULY.1999</u> (Day/Month/Year Filed)	<input type="checkbox"/>
<u>11-272584</u> (Number)	<u>JAPAN</u> (Country)	<u>27.SEPTEMBER.1999</u> (Day/Month/Year Filed)	<input type="checkbox"/>
<u>11-279386</u> (Number)	<u>JAPAN</u> (Country)	<u>30.SEPTEMBER.1999</u> (Day/Month/Year Filed)	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application Number)

(Filing Date)

(Application Number)

(Filing Date)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56, which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Application Number)	(Filing Date)	(Status: Patented, Pending, Abandoned)
(Application Number)	(Filing Date)	(Status: Patented, Pending, Abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the practitioners associated with the Customer Number provided

below to prosecute this application and transact all business in the Patent and Trademark Office connected therewith, and direct that all correspondence be addressed to that Customer Number.

Customer Number: 24367



24367

PATENT & TRADEMARK OFFICE

Direct telephone calls to:

James W. Williams

Direct No.: (214) 981-3328

Main No.: (214) 981-3300

Attorney Docket No.: 15162/02280

Full name of sole or first joint inventor:

<u>Yoshio</u>		<u>HAGIHARA</u>
First	Middle	Last

Inventor's signature: _____

Date: _____

Residence: <u>Amagasaki-Shi</u>	<u>Hyogo-Ken</u>	<u>JAPAN</u>
(City)	(Prefecture)	(Country)

Citizenship: JAPAN

Post Office Address: c/o MINOLTA CO., LTD.
Osaka Kokusai Bldg., 3-13, 2-Chome,
Azuchi-Machi, Chuo-Ku, Osaka-Shi,
Osaka 541-8556 JAPAN

Case	Age	Sex	Duration	Location	Findings
1	10	M	10 days	Left lower lobe	Consolidation
2	12	F	10 days	Right lower lobe	Consolidation
3	15	M	10 days	Left lower lobe	Consolidation
4	18	F	10 days	Right lower lobe	Consolidation
5	20	M	10 days	Left lower lobe	Consolidation
6	22	F	10 days	Right lower lobe	Consolidation
7	25	M	10 days	Left lower lobe	Consolidation
8	28	F	10 days	Right lower lobe	Consolidation
9	30	M	10 days	Left lower lobe	Consolidation
10	32	F	10 days	Right lower lobe	Consolidation
11	35	M	10 days	Left lower lobe	Consolidation
12	38	F	10 days	Right lower lobe	Consolidation
13	40	M	10 days	Left lower lobe	Consolidation
14	42	F	10 days	Right lower lobe	Consolidation
15	45	M	10 days	Left lower lobe	Consolidation
16	48	F	10 days	Right lower lobe	Consolidation
17	50	M	10 days	Left lower lobe	Consolidation
18	52	F	10 days	Right lower lobe	Consolidation
19	55	M	10 days	Left lower lobe	Consolidation
20	58	F	10 days	Right lower lobe	Consolidation
21	60	M	10 days	Left lower lobe	Consolidation
22	62	F	10 days	Right lower lobe	Consolidation
23	65	M	10 days	Left lower lobe	Consolidation
24	68	F	10 days	Right lower lobe	Consolidation
25	70	M	10 days	Left lower lobe	Consolidation
26	72	F	10 days	Right lower lobe	Consolidation
27	75	M	10 days	Left lower lobe	Consolidation
28	78	F	10 days	Right lower lobe	Consolidation
29	80	M	10 days	Left lower lobe	Consolidation
30	82	F	10 days	Right lower lobe	Consolidation
31	85	M	10 days	Left lower lobe	Consolidation
32	88	F	10 days	Right lower lobe	Consolidation
33	90	M	10 days	Left lower lobe	Consolidation
34	92	F	10 days	Right lower lobe	Consolidation
35	95	M	10 days	Left lower lobe	Consolidation
36	98	F	10 days	Right lower lobe	Consolidation
37	100	M	10 days	Left lower lobe	Consolidation
38	102	F	10 days	Right lower lobe	Consolidation
39	105	M	10 days	Left lower lobe	Consolidation
40	108	F	10 days	Right lower lobe	Consolidation
41	110	M	10 days	Left lower lobe	Consolidation
42	112	F	10 days	Right lower lobe	Consolidation
43	115	M	10 days	Left lower lobe	Consolidation
44	118	F	10 days	Right lower lobe	Consolidation
45	120	M	10 days	Left lower lobe	Consolidation
46	122	F	10 days	Right lower lobe	Consolidation
47	125	M	10 days	Left lower lobe	Consolidation
48	128	F	10 days	Right lower lobe	Consolidation
49	130	M	10 days	Left lower lobe	Consolidation
50	132	F	10 days	Right lower lobe	Consolidation
51	135	M	10 days	Left lower lobe	Consolidation
52	138	F	10 days	Right lower lobe	Consolidation
53	140	M	10 days	Left lower lobe	Consolidation
54	142	F	10 days	Right lower lobe	Consolidation
55	145	M	10 days	Left lower lobe	Consolidation
56	148	F	10 days	Right lower lobe	Consolidation
57	150	M	10 days	Left lower lobe	Consolidation
58	152	F	10 days	Right lower lobe	Consolidation
59	155	M	10 days	Left lower lobe	Consolidation
60	158	F	10 days	Right lower lobe	Consolidation
61	160	M	10 days	Left lower lobe	Consolidation
62	162	F	10 days	Right lower lobe	Consolidation
63	165	M	10 days	Left lower lobe	Consolidation
64	168	F	10 days	Right lower lobe	Consolidation
65	170	M	10 days	Left lower lobe	Consolidation
66	172	F	10 days	Right lower lobe	Consolidation
67	175	M	10 days	Left lower lobe	Consolidation
68	178	F	10 days	Right lower lobe	Consolidation
69	180	M	10 days	Left lower lobe	Consolidation
70	182	F	10 days	Right lower lobe	Consolidation
71	18				

Inventor's signature: _____

Date: _____

Citizenship: JAPAN

Post Office Address: c/o MINOLTA CO., LTD.

5